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PREFACE
This final report describes research carried out at the Microwave Tech-
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1979 in a program sponsored by Goddard Space Flight Center under Contract No.
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SECTION I
INTRODUCTION
The objective of this 20-month program is to advance the state-of-the-
art of GaAs power field-effect-transistor (FET) technology to develop GaAs
FETs and associated circuitry for medium-power Ku-band amplifiers. The program
design goals are to obtain an output power of 2 W over the 13- to 15.5-GHz
band with a power gain of 6 dB and power-added efficiency of 25%.
Table 1 summarizes the best results obtained from RCA's GaAs power FETs
produced during this report period. The highest output power at 15 GHz achieved
in this program was 1.05 W from wafer D147. The best efficiency at 15 GHz was
19% with 0.74-W output power from wafer C182.
The key features of our FET device technology are: (a) use of refractory,
Au-based metallization for the source, drain, and gate contacts and (b) flip-
chip mounting. The use of refractory Au-based metallization, particularly for
the Schottky-barrier gate contact, results in higher device reliability. Un-
like low-noise FETs, power FETs operate at high channel temperature, large rf
voltage swings, and high rf gate current in both the forward conduction and
reverse breakdown regions. These factors enhance intermetallic diffusion and
electromigration, which are common failure modes. Intermetallic diffusion
and electromigration are strongly dependent on the gate metallization and are
particularly severe for Al-based gates. The operating-channel temperature
depends substantially on the design and packaging of the FET. The flip-chip
mounted design pioneered by RCA under USAF Avionics Laboratory sponsorship
(Contract No. F33615-73-C-1042) leads to both low thermal resistance and low
parasitic source inductance. Measurements show that the temperature rise in
a flip-chip bonded FET capable of 1 W of rf output is only about 60 to 65°C.
As a result of these two factors, RCA power FETs have potential for high re-
liability. Preliminary accelerated life test data on RCA FETs indicate an
MTBF* of at least 1.4x10 h, based on a conservative estimate of 1-eV activation
energy and 130°C channel temperature.
*MTBF = mean time before failure.
TABLE 1. SUMMARY OF GaAs POWER FET PERFORMANCE
Wafer
No.
A105
C182
B995
D147
D169
D319
C521
20392-C
FET Type
18 Gate
8 Gate
18 Gate
18 Gate
8 Gate
18 Gate
8 Gate
8 Gate
Frequency
(GHz)
10
15
15
15
10
15
15
15
Power Gain
(dB)
3.9
3.1
1.5
2.0
4.4
2.14
3.2
3.5
Output Power
(W)
1.26
0.743
0.556
1.05
0.476
0.88
0.66
0.41
Power-Added
Efficiency (%)
11.8
19
3.8
8.6
11.5
6.7
10.7
14.6
In this study we have developed a single-stage amplifier, using an 8-gate
1200-pm-width device, which demonstrated a gain of 3.3 +0.1 dB over the
14.4- to 15.4-GHz band with an output power of 0.48 W and 15% minimum efficiency
with 0.255 W of input power. With two 8-gate devices combined and matched on
the device carriers, using a newly developed lumped-element format, a gain of
3 dB was achieved over the 14.5- to 15.5-GHz band with a best efficiency of
9.9% and an output power of 0.8 W.
This report describes in detail our research effort in the material tech-
nology, FET design and fabrication techniques, and amplifier development.
SECTION II
MATERIALS RESEARCH ON GaAs EPITAXY
A. INTRODUCTION
The objective of the materials research part of this program is to im-
prove the quality of epitaxial n-GaAs used for FET fabrication. GaAs power
FETs require submicrometer thicknesses of n-GaAs grown on semi-insulating (SI)
GaAs substrates. Since the current in the power FET flows through this sub-
micrometer-thick n-layer in close proximity to the SI substrate, it is essential
to control the quality of the n-layer substrate interface. Furthermore, gate
lengths on the order of 0.75 to 1.0 |Jm have to be defined during device fabri-
cation. We are currently using conventional optical lithography to achieve
such gate lengths. The use of optical lithography puts very stringent require-
ments on the surface morphology of the epitaxial layers. Blemishes of sub-
micrometer dimensions cannot be tolerated. As discussed later, it is also
necessary to ensure that the GaAs substrate used be extremely flat; a very
slight convexity can be tolerated during photolithography, but any concavity
prevents achievement of micrometer resolution. These stringent constraints
make epitaxy for GaAs FETs a very challenging task. In addition to carrying
out research on epitaxy, a large number of wafers have to be supplied for de-
vice development. This section describes the work performed during this phase
of the program, including our achievements and problem areas.
B. GaAs EPITAXY
The FET active layers were grown using vapor-phase epitaxy (VPE). Both
the hydride (AsH3/HCl/Ga/H ) and trichloride (AsClg/Ga/H-) systems were em-
ployed. Table 2 summarizes the characteristics of the four GaAs reactors
which were used. At program start, only the hydride reactors A and B were
operational. A third hydride, system, reactor C, became operational in May
1977. A two-bubbler AsCl system, reactor D, became operational in November
1977. These reactors were designed, fabricated, and debugged under company
sponsorship.
TABLE 2. GaAs VAPOR-PHASE EPITAXIAL REACTORS
Reactor
No. Reactor Type
Ga/AsH3/Cl2/H2
(Hydride System)
Ga/AsH3/Cl2/H2
(Hydride System)
Ga/AsH3/Cl2/H2
(Hydride System)
Tube
Diameter
(cm)
2.5
2.5
Doping Capability
S, Si for n-type
Cr for high p
buffers
Comments
Used for developing
technology for the
growth of Cr-doped,
high-res is t ivity
buffer layers.
S, Si for n-type Capability for
growth of large-
diameter wafers.
S, Si for n-type Newly built and com-
pletely operational.
Has improved gas
handling system which
incorporates the ex-
perience gained in A
and B reactors.
Ga/AsCl3/H2
(Trichloride
System)
S, Si for n-type Two-bubbler
system. AsCl3 mole
fraction can be
varied for growth of
undoped buffer
layers.
1. Hydride Reactor Systems
The basic details of our AsH-XGa/HCl/H- reactors are well known and de-
scribed in the literature [l]. Ga is transported as GaCl by the reaction of HC1
gas with the source Ga. GaCl reacts with As and As, formed by the dissociation
of AsH~ and forms GaAs which deposits on a substrate. The source materials,
namely, Ga, AsH~, and HC1, are selected so that the background doping is in
14 3the 10 cm range. N-layers are grown by either doping with S introduced as
gaseous H2S or Si introduced as SiH,. All gas lines are filtered, and gas
flows are electronically controlled with commercial mass flow controllers.
1. S. T. Jolly, L. C. Upadhyayula, H. C. Huang, and B. J. Levin, "Junction
Growth Techniques for GaAs Avalanche Transit-Time Devices," U.S. Army
Electronics Command, Fort Monroouth, New Jersey, ECOM-0308-F, 1973.
The typical power FET wafer is a multilayer structure composed of a l-|jm-
1 f\ — "^ i
thick active n-layer doped to 8 to 10x10 cm . A 0.5-pm-thick n -layer is
18 -3
grown on the n-layer and doped to 5x10 cm for the source and drain ohmic
contacts. These layers are grown in situ to ensure a good n -n interface.
Sometimes a buffer layer is grown between the n-layer and the SI substrate to
isolate the active layer from the bulk-grown substrate.
One of the major problems currently facing epitaxy for GaAs FETs is the
inconsistency in the quality of the commercially available bulk-grown SI GaAs
substrate. The problem of poor and/or inconsistent substrate quality can be
solved by using the well-known concept of the epitaxial "buffer" layer. The
problem with buffer layers for GaAs FETs is that a high resistivity (p >^ 10
ohm-cm) epi-layer is required. The state-of-the-art of the growth of such
buffer layers is still in its infancy. We have demonstrated the feasibility
of the growth of chromium-doped epitaxial buffer layers. FETs with 1.5-|Jm
gate length fabricated from wafers with such buffer layers have operated at
frequencies as high as 22 GHz [2]. There are still many problems with the epi-
growth of chromium-doped layers which remain to be solved.
Figure 1 is a schematic diagram of the gas-handling system for the hydride
reactor modified for the growth of epitaxial SI GaAs layers. This reactor has
the following characteristics:
(1) Ability to operate as a "normal" Ga/HCl/AsH_ system employing
palladium-diffused hydrogen as the diluting gas. It is also
planned to add the ability to substitute ultrapure nitrogen for
the hydrogen. This will be of significance in attempts to employ
metallic chromium or iron as the doping element.
(2) A third input line was added to the reactor to allow the intro-
duction of chromyl chloride/helium mixture of variable composition.
(3) An HC1 feed was added to the arsine/hydrogen line to allow a
mixture of hydrogen chloride to the reactant gases downstream
of the gallium boat to determine the effect of HC1 partial
pressure on growth rate, background carrier concentration, etc.
This HC1 was also used to etch clean the reactor tube and sub-
strate holder prior to the deposition runs.
2. H. C. Huang, I. Drukier, R. L. Camisa, S. T. Jolly, J. Goel, and
S. Y. Narayan, "GaAs MESFET Performance," IEDM Digest, Washington,
DC, December 1975, pp 235-237.
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Figure 1. Schematic diagram of reactor gas-handling system.
(4) n-type doping gases such as hydrogen sulfide, hydrogen selenide,
or hydrogen telluride could be introduced.
(5) Inclusion of a line for addition of other doping materials such
as diethylzinc to allow p-type doping.
(6) An ability to introduce chlorine into the chromium doping line.
The use of metallic chromium or iron in the chromium feed tube
of the reactor permits the addition of the respective metallic
chlorides into the reacting gas stream. This could be a con-
siderably safer and more convenient method of adding chromium
than the use of chromyl chloride.
Figure 2 is a schematic diagram of the reactor tube and furnace assembly.
The reactor tube configuration has been changed from that previously employed
at RCA for vapor deposition of GaAs by the Ga/HCl/AsH,. system. The sidearm
previously used to discharge the waste products of the system has been elimin-
ated.
u ll -J-1
c
^ |i -n — *
d/
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1
REACTION 1 DEPOSITION
1
1
ZONE I ZONE
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dib
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Figure 2. Schematic diagram of reactor tube/furnace assembly.
The reactor now consists of a single straight quartz tube. The exit end
of the tube is closed by an end cap with a sleeve extending so far up the reac-
tor tube that sliding the furnace down the tube permits it to be heated and
etched clean of reaction products. A small quantity of hydrogen or nitrogen
flows slowly upstream between the reactor tube and the sleeve; this restricts
reaction products to the interior of the sleeve and prevents their deposition
on the walls of the reactor tube downstream of the end of the sleeve. The
substrate holder is incorporated in the end-cap holder-sleeve assembly and
extends beyond the end of the sleeve into the deposition region of the reactor.
The elimination of the sidearm achieves several objectives:
(1) It eliminates the necessity to dismantle the assembly to remove the
reactor tube for cleaning whenever the performance of the reactor
is affected by the deposits of reaction products in a sidearm.
(2) It reduces the history effect (i.e., change in the background
impurity level produced after growth of highly doped layers).
This feature is important when attempting to grow a buffer layer
after a highly doped device wafer has been grown.
(3) The reactor tube can be etch-cleaned (with hydrogen chloride gas)
before every run without dismantling the system.
(4) The gas flow pattern is uniform down to the tube and is not affected
by the reverse gas flow from the loading end of the reactor, required
to force the reaction products down the side exit arm.
Other features of the reactor assembly are the use of a sapphire feed tube
for the introduction of the chrpmyl chloride/helium mixture into the reaction
zone and the use of a pyrolytic boron nitride sleeve to protect the reactor
tube from attack by the chromyl chloride in the reaction zone.
The surface morphology of Cr-doped layers grown in the modified reactor
is excellent. This is in contrast to the layers grown in our older reactor.
Possible explanations for this are the complete cleaning of the reactor with
HC1 prior to growing and the elimination of the sliding substrate feed rod.
2. Trichloride System
The two-bubbler trichloride reactor is similar to that described in the
literature [3]. The trichloride system requires only two high purity components
(in addition to H~), namely, AsCl« and Ga. This is in contrast to the hydride
system wherein Ga, AsH~, and Cl~ (or HC1) are required. Further, higher purity
AsCl_ than AsH~ can be commercially obtained. Another advantage of the trichlo-
ride system is that the background doping can be changed by varying the AsCl~
mole fraction [3].
The trichloride system can be used to grown "undoped" buffer layers by
using a flow of "bypass" AsCl_. This flow bypasses the Ga region and enters
the reaction region. The bypass flow results in higher HC1 present in the
12 -3deposition zone and causes the background doping to fall to the 10 cm
region [3].
Figure 3 is a plot of (N_-N.) as a function of the AsCl~ mole fraction
JJ A j
for our trichloride reactor. All these results are for layers grown on bulk-
14 -3grown SI GaAs substrates. Note that (N_-Nj.) in the mid-10 cm region can
L) n
be grown.
3. H. M. Cox and J. V. DiLorenzo, "Characteristics of an AsCl^/Ga/H- Two
Bubbler GaAs CVD System for MESFET Application," Proc. of the Sixth
International Symp. on GaAs and Related Compounds; Int. of Phys., Conf.
Series, No. 336, London, 1977, pp. 11-22.
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Figure 3. N_-NA as a function of AsCl- mole fraction forU A j
RCA AsCl3/Ga/H2 reactor.
C. EXPERIMENTAL RESULTS
1. Epitaxial Growth of Cr-Doped Layers
In the early part of this program phase, the effort on epitaxial growth
of Cr-doped layers in reactor A [4] using CrC- Cl~ as the doping gas was con-
tinued. Figure 4 shows a two-point probe I-V characteristic of wafer A447.
This wafer has a 5-(Jm-thick epitaxial layer grown on a SI GaAs substrate.
The leakage current in the dark was about 2 |JA at 1400 V. The top trace shows
the increase in current when the sample is illuminated by a microscope lamp.
Figure 5 shows similar traces for run A448. Figure 5(a) shows the dark and
illuminated characteristic for the starting substrate while Fig. 5(b) shows
similar traces after the growth of 11 (jm of Cr-doped epitaxial layer.
4. S. T. Jolly et al., Epitaxial Growth of Semi-Insulating GaAs, Annual Report,
Contract N00014-77-C-0542, DARPA Order No. 3461, Basic Program Code 7D10,
March 1978.
Figure 4. Two-point probe I-V characteristic of wafer A447.
Several thin n-type layers were grown on top of Cr-doped epitaxial buffer
layers. These layers were grown in situ. Some examples are listed in Table 3.
Figures 6 and 7 show the carrier concentration profiles of wafers A436 and
A437, respectively, as measured by an automatic impurity profiler. Figures 8
and 9 show carrier profiles of A441 and A443 deduced from a conductivity pro-
file assuming an average mobility.
Attempts to grow n layers on Cr-doped epitaxial layers were unsuccess-
ful. The grown layers showed an anomalous diffusion of the n -dopant. It
was suggested* that this anomalous diffusion was due to lattice damage due to
excessive Cr concentration. Attempts to measure Cr concentration in epitaxial
buffer layers have been unsuccessful to date. Based on these results, it was
decided to attempt to reduce the background carrier concentration in the reactor
so that less Cr will be required to trap the carriers and render the layer semi-
insulating. It was therefore decided to implement a new reactor design.
2. Reactor B
It was decided to design, fabricate, and make operational a reactor system
utilizing the Crystal Specialties** gas control system, using a reactor tube
and furnace assembly capable of processing a large wafer. The first task was
to reduce the background carrier concentration in the reactor.
*M. N. Yoder, ONR, Private Communication.
**Crystal Specialties, Inc., Monrovia, CA.
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(a)
(b)
Figure 5. (a) Dark and illuminated two-point probe I-V characteristic
of starting substrate. (Nikkei Kako 4418). (b) Similar
characteristics of Cr-doped epitaxial layer A448.
TABLE 3. WAFERS WITH EPITAXIAL BUFFER LAYERS
Parameter
Buffer Thickness ((Jm)
Active Layer (|Jm)
_3
Carrier Concentration (cm )
Room Temp Mobility
77 K (cm2V~1s"1)
A436
12820
A437 A441
15435 Not checked
A442
6.5
1
3xl016
5745
6.0
1
1.5xl016
6284
6.0
1.5
4xl016
Not checked
6.0
1.5
IxlO17
Not checked
Not checked
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< 10"
10"
i i r i i r
A 436
O.I 0.2 0.3
DEPTH
0.4 0.5 0.6
Figure 6. Carrier profile of n-layer grown on Cr-doped epitaxial
buffer layer. Run A436.
10"
10"
A 437
Figure 7 .
0 O.I 0.2 0.3 0.4 0.5 0.6 0.7
DEPTH <^m)
Carrier profile of n-layer grown on Cr-doped epitaxial
buffer. Wafer A437.
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, DEPTH (fim)
Figure 8. Carrier profile of A441 deduced from conductivity
measurements assuming constant mobility.
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10 |016
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iff
I015
-DOPEO BUFFER-*
1.0 1.5 2JO Z.5 3.O
DEPTH </im>
Figure 9. Carrier profile of A443 deduced from conductivitys
measurements assuming constant mobility.
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a. Gettering of Si Using NEL
A major source of residual donors in GaAs wafers grown in a quartz reactor
tube is silicon. It has been reported that the addition of NE to the gas
stream removes Si in the form of Si~N, and prevents incorporation of Si in
GaAs [5]. Under normal operating conditions, the background carrier concen-
15 -3tration obtained in reactor B is 2-3x10 cm . By introducing NH« into the
13 -3gas stream, n-layers with carrier concentration on the order of 10 cm and
lower have been grown. By increasing the partial pressure of NH_, even p-type
layers have been grown. Equipment using very high impedance electrometers is
being developed to allow van der Pauw measurements on these high-resistivity
layers. We have grown high-resistivity layers 6 to 8 pm in thickness; this
is about twice the thickness reported in the literature [5]. Figure 10 shows
the two-point probe I-V characteristic of two such layers.
The effect of the NH« "doped1 buffer layer can be seen by the comparison
of results obtained in runs B176 and B179. Run B176 is a 3.9-|Jni undoped layer
grown on 5.5-|Jm-thick NIL, 'doped' buffer layer. Run B179 is a 5.5-|Jm-thick
undoped layer. The top 2.5 |Jm of B179 is an n-layer of the same carrier con-
centration (3x10 cm ) as the n-layer in B176 and the bottom 3 Mm is a high-
resistivity layer ('undoped buffer') due to diffusion of acceptors from the SI
GaAs substrate. Table 4 shows the result of a van der Pauw measurement.
Figures 11, and 12 show the doping profile of these wafers. A small number of
TELD and FET wafers have been grown for evaluation.
b. Effect of Carrier Gas Flow Rate
The background doping in reactor B as a function of the carrier gas flow
has been investigated [6]. It has been possible to reduce the carrier con-
centration by reducing the flow rate of the diluent H~ in the reactor without
changing the flow rates of the active gases, viz., AsH« and HC1. Figure 13
shows the carrier concentration as a function of the flow rate. Wafer B287
had a thin (3.8 pm) layer which could not be profiled since the depletion
5. G. B. Stringfellow and G. Horn, "Hydride VPE Growth of GaAs for FETs,"
J. Electrochem. Soc. 134, 1806 (1977).
6. J. K. Kennedy et al., "Effect of H- Carrier Gas Flow Rate on the Electrical
Properties of GaAs in a Hydride System," J. Crystal Growth 24/25, 233
(1974).
14
Figure 10. Two-point probe I-V characteristic of (a) B173 and (b) B233
in the dark. The wafers were grown with NFL in the gas stream.
TABLE 4. VAN DER PAUW MEASUREMENT
B176.
B179
300 K Mobility
', 2..-1 -I,(cm V s )
7238
7151
77 K Mobility
( 2,,-l -1,(cm V s )
64,540
43,690
(ND-NA) cm'3
From CV Data
3x1015
3x10 15
layer punched through to the substrate. Van der Pauw measurements indicate a
13 -3
carrier concentration in the high 10 cm range with a 77 K mobility of
2 - 1 - 1
115,500 cm V s . Wafer B288, a 7.5-pm layer, had carrier concentration of
4-SxlO1 cm"3 with 300 K and 77 K mobilities of 7786 cm2V"1s"1 and 114,800
cm V s , respectively. Of the 7.5 (Jm, 3 |Jm was 4-5x10 cm and 4.5 \a&
15
/ID"
,
10
10
BI76
DEPTH (/im)
Figure 11. Carrier profile of undoped layer grown on buffer layer generated
by adding NH« to gas stream. Buffer layer is 5.5 ]Jm thick.
/ 1016
< 10"
. 10"
BI79
DEPTH (/tm)
Figure 12. Carrier profile of 5.5-(Jm-thick undoped layer. Top 2.5 (Jm is
1 5 - 3 • . " ' "3x10 cm and bottom 3 |Jm is an "undoped" buffer layer.
16
10'
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10*
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100 1000
CARRIER Hz FLOW (cms/MIN)
Figure 13. Effect of carrier flow rate on background
effective donor concentration.
was an 'undoped1 buffer. Figure 14 shows the doping profile. It is planned
to introduce CrCLCl. to increase the resistivity of these layers. We are also
investigating potential methods of Fe doping.
3. FET Wafers Grown by the Hydride Systems
The major materials effort was to grow a very large number of GaAs FET
wafers. Most of the wafers did not have buffer layers. SI GaAs substrates
from many vendors including Laser Diode*, Morgan**, and Sumitomot were used.
Thermal conversion under our growth ambient (7i5°C and AsH,. overpressure) :was
" ' " ' " " """" J ' - ' ' • " •
observed on several substrate lots which were subsequently rejected. No major
differences in substrate quality from different vendors were apparent. Devices
from several wafers were superior to the majority, but it could not be ascer
tained whether this was due to the substrate or epitaxy.
*Laser Diode Laboratories, Metuchen, NJ.
**Morgan Semiconductor, Inc., Garland, TX.
fSumitomo Electric Industries, Inc., Osaka, Japan.
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-z-'-s-»-«
0 0.9 1.0 I.S 2.0 2.5 3.0
DEPTH 1/j.m)
Figure 15. Carrier concentration profile of wafer C-281.
4. Trichloride Process
As described earlier, undoped (more correctly, not intentionally doped)
buffer layers can be grown by AsCl« mole fraction control using the trichloride
system. Figure 17 is an FET wafer with an undoped buffer layer. The doping
12 -3level of the buffer layer was estimated to be about 4.5x10 cm
The resistivity of the undoped buffer layer was estimated by making trans-
port measurements of the high-resistivity substrate before and after layer
growth. Figure 18 is a plot of pT " as a function of 1000/T' for a Nikkei-
Kako (NK) Cr-doped substrate from dark conductivity measurements. T' is a
modified temperature given by:
E (300 K)
Tf = T
where E (T) is the energy gap at a temperature of T (Kelvin). This assumes
O
that relative energies of the impurity levels are proportional to the energy
gap. Instead of correcting energies for thermal variations, the correction
is made on kT since the energy differences are always divided by kT in ex-
pressions for resistivity. A straight line fit to these data indicates an
activation energy on the order of 0.74 eV which is close to the 0-level in
GaAs (0.72 eV).
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.AUTOMATIC
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Figure 16. (a) Mobility and carrier profile measured by stripe-
measure process, (b) mobility profile using Schottky-
gated van der Pauw.
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Figure 19 shows the pT1'5 - 1000/T1 characteristics of the NK substrate
repeated from the previous figure. The points, however, represent the data
obtained from a dark conductivity measurement carried out on an undoped epi-
taxial SI layer (D80) grown on an NK substrate. This undoped layer was grown
using the AsCl_/Ga/H9 process. The layer thickness was 6 |Jm and the substrate
thickness 318 |jm. Note that the data points for the composite structure fit
reasonably well to the substrate characteristic. For these layer thicknesses,
we can compute that p (buffer) > 0.2 p (substrate) if we assume that the effect
of the total layer resistance has to be about 10 times the substrate resistance
to be unobservable. This puts a lower bound of 5x10 Ci-cm for the buffer layer
resistance, which is adequate for device applications.
10
10 p i i i i i i i i i i i
10'
£ io8
i- 10'Q.
10
10
.A D80(UNDOPED)ON
NK SUBSTRATE
NK Cr DOPED SIGoAs
SUBSTRATE
I I I
2.0 2.2 2.4 2.6 2.8
1000 XT'
3.0 3.2
Figure 19. ,1.5pT ' data points for D80 on NK substrate. The straight
line is the characteristic of the substrate alone.
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SECTION III
MATERIALS RESEARCH ON ION IMPLANTATION
A. INTRODUCTION
One of the major reasons for the development of a technology for the epi-
taxial growth of SI GaAs is to use this layer as starting material for ion
implantation. If high-quality, high-resistivity epitaxial layers can be re-
peatably grown on a variety of commercial bulk-grown SI substrates, more
reproducible results can be obtained by ion implantation. We are currently
28investigating implantation of Si over an energy range of 50 keV to 1.6 MeV
into both commercial semi-insulating GaAs and into epitaxial buffer layers
grown thereon. This implantation effort is supported in part with RCA funds
and by an Office of Naval Research supported effort (N00014-78-C-0367). This
section is included in this report because of its relevance to future Ku-band
FET efforts.
B. 50- TO 250-keV IMPLANTATION
Implantation in this energy range was carried out using the machine at
RCA Laboratories. The results obtained to date are described below.
1. Post-Implant Anneal
The post-implant annealing of GaAs to remove implantation damage and
activate the implanted species is generally difficult since GaAs tends to
dissociate at the commonly used anneal temperatures of 800 to 900°C. Dielec-
tric encapsulation (SiO^, Si N,, AIN, etc.) has been used to prevent dissocia-
tion, but this often results in poor wafer surface due to outdiffusion of Ga
or As into the encapsulant or uncontrolled indiffusion into GaAs. This is
particularly detrimental to the high-quality layers required for GaAs FETs and
planar Schottky varactors. We have developed a method for annealing implanted
wafers without encapsulation under arsenic overpressure. This procedure has
been very successful, and implanted wafers with excellent surface morphology
have been obtained.
24
2. Carrier Concentration, Mobility, and Activation Efficiency
Implanted samples were characterized by sheet resistance and Hall measure-
ments . Table 6 shows results obtained on S implantation to generate n- and
n -layers. The samples marked with a star describe implantation into epitaxial
buffer layers (high resistivity) grown on SI GaAs substrates. In general,
implantation into epitaxial-buffer layers leads to more consistency and superior
mobility for a given carrier concentration. When the substrate is of good
quality (sample 45E), results comparable to implantation into epitaxial buffers
are obtained.
Figure 20 is a plot of the 300 K electron mobility of a number of implant
runs. Theoretical curves for various compensation factors are also shown.
Figure 21 is a plot of the average carrier concentration as a function of im-
plant dose. Note the saturation at higher dose levels. All implants were
annealed without encapsulation under arsenic overpressure at 825°C for 20
minutes. The surface morphology of annealed wafers was excellent.
28
Table 7 summarizes the implantation of Si into GaAs, using the same
format as in Table 6, and basically the same conclusions apply. The major dif-
ference between implantation of S and Si is that Si-implanted layers are more /
reproducible and follow LSS theory more closely. Figure 22 shows the carrier
density-implant dose curve for Si implantation. The data point indicated by
the unfilled circle was annealed at 1000°C. The remaining data points corre-
spond to annealing at 825°C. The anneal time was 20 minutes in all cases.
3. Carrier-Concentration Profile
Figure 23 shows the carrier concentration density profile of a Si-implanted
sample as measured on automatic C-V impurity profile equipment. The implanta-
12 2tion dose and energy level are 3.5x10 at./cm and 200 keV, respectively. The
distribution is nearly Gaussian with a peak occurring at a depth of 0.17 [Jm
below the surface and a standard deviation of about 0.07 }Jm. Figure 24 shows
the profile of a multiple Si-implanted sample obtained from C-V measurement.
The doping density toward the surface was increased by the low-energy implanta-
tion to result in a nearly constant carrier concentration distribution.
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Figure 20. Mobility vs (N_-N.) for S implantation.
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Figure 22. Carrier concentration vs dose characteristic for
Si implantation.
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Figure 23. Carrier profile for single-energy Si implant.
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Figure 24. Carrier profile for dual Si implant.
4. Contact Resistivity Measurement
Contact resistivity of ohmic contacts made onto GaAs has been reported to
be inversely proportional to the carrier density of GaAs. The contact resis-
tivities of Au-Ge ohmic contacts on ion-implanted GaAs with different dose
levels were studied by use of the TLM technique. Contact resistivity of
-7 2 • - -- - -5 28x10 Q-cm was measured on heavily implanted samples, and 2-5x10 Q-cm on
lightly implanted samples. The carrier concentrations of the ;high- and lowi
TO 3 . I? 3 . . s ' ; .
dose samples were-1-2x10 /cm and 1-2x10 /cm , respectively. The much lower
contact resistivity of heavily implanted samples indicates that-selective im-
plantation can be applied in the device processing to minimize contact resis-
tance. Results of measured contact resistivity and sheet resistance on a
number of S- and Si-implanted GaAs samples are shown in Table 8.
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C. HIGH-ENERGY IMPLANTATION
28 +
High-energy (>500 keV) implantation of Si into semi-insulating GaAs
substrates was performed using a 3-MeV (max) Van de Graaff implanter equipped
with a cold cathode discharge ion source. This machine is located at the Fusion
Energy Corporation, Princeton, NJ. Three batches of samples were implanted.
Initial results being analyzed are very encouraging.
1. Implantation Conditions
15 2The first batch of samples was high-dose (^ 3x10 at./cm ) implanted at
energy levels from 600 keV to 1.2 MeV; the second batch was implanted at 1 MeV
13 15 2
with doses varying from 1.5x10 to 5.0x10 at./cm ; and the third batch was
of multiple implantations at several energy levels in an attempt to obtain a
l-(jm flat profile. The implant conditions were worked out for forming l-|Jm-
deep Si-doped layers in GaAs with nearly constant doping throughout the layer.
Five implants ranging from 40 to 900 keV are used to construct this layer.
A calculated plot of the expected doping profile is shown in Fig. 25 using a
linear ordinate scale and in Fig. 26 using a log ordinate scale. Figure 27
shows plots of R and AR obtained either experimentally from SIMS measurements
on implanted wafers or calculated using the Gibbons and Johnson implementation
of the LSS theory and the electron stopping power data of Northcliffe and
Schilling. At this time, the calculated R and AR values do not agree very
well with experimental data. We therefore used extrapolated experimental
curves for the determination of implant parameters to obtain a flat profile.
Table 9 summarizes the implant conditions.
2. Evaluation of Implanted Wafers
The implanted GaAs wafers are being analyzed by SIMS, van der Pauw measure-
ments, and differential C-V measurement. Figure 28 shows the SIMS profiles of
the high-dose, single implantation. The profiles clearly show the depth depen-
dence of Si atoms introduced into GaAs on the energies used. The projected
ranges are, however, higher than those computed as indicated in Fig. 27. Follow-
ing thermal annealing at 825°C for 20 min, sheet resistance and Hall measure-
15 2
ments of the high-dose (3x10 at./cm ) implanted samples show that the mobili-
o
ties vary between 1500 and 2200 cm /V-s and the sheet resistances lie between
44 and 110 fi/D. After thermal annealing at 970°C for 20 min, sheet resistances
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28Figure 27. R and AR for Si in GaAs. (Experimental values measured
from SIMS profiles of actual implants. AR = full width at
0.607 x N ). P
max
TABLE 9. IMPLANT CONDITIONS FOR FLAT PROFILE OF Si IN GaAs
Parameters
Energy (keV)
R (vim)
P
AR (urn)
P
N (cm~2)
max
Ndose _ ''
(cm ) i
Dose No.
Scale :
40
0.0466
0.0199
10
9.47x10
4.70xl014
303.6
6E-6
120
0.1375
0.0600
9.08xl019
1.35xl015
872.0
6E-6
280
0.3195
0.1050
7.23xl019
1.9xl015
>
1227
6E-6 :
500
0.5500
0.1500
7.26xl019
2.73xl015
550.2
6E-6
900
0.8860
0.1900
9.09xl019 i
4.33xl015
872.6
6E-6
Area = 24.19 cm
(Labs machine)
Area = 7.56 cm
(FEC machine)
16 2
Total Dose = 1.08x10 /cm
20 3Cone. Level = 1.00x10 /cm
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Figure 28. SIMS profile of high-dose single implants.
of 27 and 22 fi/Q with corresponding mobilities of 1500 and 1320 cm /V-s were
measured. These results are comparable or better than those achieved with low-
energy implantation. The samples were encapsulated with 2000-8-thick sputtered
Si_N, during thermal annealing in a N~ atmosphere. Figure 29 summarizes these
results on high-energy single implants being evaluated to date.
A differential C-V technique was used in evaluation of electron density
profiles of low-dose, high-energy implanted samples. This technique consists
of a combination of C-V measurements and controlled layer removal by chemical
etching. Figure 30 shows the depth distribution of carrier concentration
measured using this technique. The circular points are normalized data from
SIMS measurement on a high-dose, single-implanted (600 keV) unannealed sample.
The double-hump behavior is a result of lack of an implantation in the middle
(300 to 500 keV) energy region. Sheet carrier concentration and Hall measure-
2
ments on the sample show that the overall mobility was 3633 cm /V-s, the sheet
12 2
carrier concentration was 9.2x10 at./cm , and the activation efficiency was
27.5%. Experiments are being continued on annealing and analyzing the remain-
ing single and multiple high-energy implanted samples.
Figure 31 shows the SIMS profile of high-dose multiple implanted wafers.
Table 10 shows the implantation parameters for H-24, H-25, and H-28. These
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Figure 29. Mobility and sheet resistance measured after thermal
annealing for samples implanted at high energy levels
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Figure 30. Composite doping profile and normalized SIMS data
for multiple implantation.
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Figure 31. SIMS profile for multiple implants. See Table 10 for
implant conditions.
TABLE 10. MULTIPLE IMPLANT PARAMETERS
H-24 H-25 H-28
_2 -2 -2
Energy (keV) Dose (cm ) Energy (keV) Dose (cm ) Energy (keV) Dose (cm )
40
120
280
500
900
1.4x10
4xl014
5.7x10
14
14
8.2xl014
1.3x1015
40
120
280
500
900
4.7xlOiJ
1.35xl013
'l.9x!014
142.7x10
4.3xl014
40
120
280
500
900
4.7xlOiH
1.35xl015
1.9xl015
2.7xl015
4.3xl015
profiles were obtained before annealing. Note that profiles of H-24 and H-28
are in reasonable agreement with the shape of the calculated profile in Fig. 25,
H-25 is much thinner than expected, and further studies are being carried out.
Figure 32 shows the SIMS profile for 1-MeV implantation at three doses.
This will be used to calibrate and obtain dose-peak concentration data.
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Figure 32. SIMS profile for 1-MeV implantation at three dose levels.
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SECTION IV
DEVICE RESEARCH
A. BASIC LARGE-SIGNAL MODEL
A previously developed large-signal model is described in this section to
provide background for discussion. Figure 33 is a schematic diagram of the
depletion region boundary under the gate for different gate voltages. With a
small forward bias on the gate, the depletion region profile is similar to
boundary 1 in Fig. 33. The velocity is saturated at the drain end of the gate
where the depletion depth is (T - X ) . As the gate is reverse-biased and the
reverse bias increases, the depletion boundary moves downward from profile 1
to profile 2 and so on until the channel pinches off. The dc bias on the gate
puts the depletion layer boundary in the vicinity of profile 3. The rf swing
moves the depletion boundary from profile 1 to pinch-off. Very little input
power is dissipated in the channel in moving the boundary from 1 to 2. When
the gate is biased by a superposition of dc and rf voltage, the depletion
boundary moves sinusoidally with respect to profile 3. Hence, the charge under
the gate also varies sinusoidally as:
Q = | Q0 (1-simut) (1)
where Q = neWX £ , n is free carrier density, W is channel width, £ is gate
length, and X is active channel thickness. The input circuit current is
I. = ^  = - 1/2 QQU) cos uut (2)
The resistance of the channel through which the input current flows varies
from a relatively low value in the forward bias portion of the cycle to a value
approaching infinity at pinch-off. We can evaluate this resistance by noting
that the channel is an RC transmission line with the drain end open-circuited.
The input impedance Z. of an open-ended RC transmission line is given by
Z = Zo/Tanh VjwR'C'I. . (3)
, _ R'
where Z -
o
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i
Figure 33. Cross section of gate with various states of carrier
depletion of the channel.
R1 and C1 are the resistance and capacitance per unit length along the line,
respectively. For typical FETs , X T/22 > 0.01 and the argument of the Tanh
function is less than unity. Thus, we can approximate
where R and C are total channel resistance and total gate-channel capacitance,
respectively. The effective channel series resistance is thus 1/3 the total
channel resistance under the gate
R ..(t) = 1/3 R , ,(t) = 1/3
 Aeffv ' channelv J ' |jQ
where |J is the electron drift mobility.
The average input power is given by
2
3
JL.
(1-sin tut) (5)
P. = 1/Tin
.T/2
-T/2
[. R .,in eff = - S. Q6 n g xo (6)
40
The spreading resistance from the source end of the channel increases the
effective series resistance. We will account for this by using a multiplying
factor I for Eq. (6)
where $, is the source-gate separation.
5
The dc and rf I-V characteristics are as shown in Fig. 34. The rf output
current is given by
out
i Q v1 _o_m
2 i cos tut (8)
•max
•DRAIN
LOAD
LINE BIAS
POINT
VGATE
VDRAIN
Figure 34. I-V characteristic and load line of FET.
The rf output voltage is given by
V' = V cos out
out 2 max (9)
where v is maximum drift velocity, V = (V_-VD-V )p, VR is breakdown voltage
ID ID3X iS ir S 15
Vp is pinch-off voltage, V is saturation voltage, and p is a phase shift degra
i S
dation factor. The average output power is obtained from
Pout = ~
T/2
= VmaxVm/£g (10)
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A finite output conductance G absorbs some of the power supplied by the device.
Treating G as a lossy shunt element across the load, the output power is re-
duced by a factor F:
G 2
F = 1 - pr5-* V (11)Q v max
o m
For X-band GaAs FETs, V is on the order of 0.8.
The output power of the GaAs FET can be calculated from Eqs. (10) and
(11). Notice that Q can be approximated by •>
Therefore,
Q = ne w T £ (12)
P = V n e w T V T (13)
out 8 max m
The power gain is obtained from dividing the output power by the input
power.
P /P = —
out in 4
|JVr
 m
2 V
u» £J
g
V ^ (14)
max Z
T < 1 and I > 1.
The maximum power gain increases with low-field mobility |J, maximum drift
_3
velocity v , breakdown voltage VR, and is proportional to & . V and 1 can be
calculated from Eqs. (11) and (7), respectively,
T = 0.81
and
z = i
 + °-
3x10
"
4
ag
There, the power gain can be expressed as
„ . 5.07x10 ,,_,Power gain = -^ -=—-. pr-^ -v (15)
where f is in GHz, £ .is in pm.
o
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Equation (15) is plotted in Fig. 35. The expected device gain is plotted
as a function of frequency for various gate lengths. For a fixed gate length
the gain drops off at 6 dB per octave increase of frequency, as expected. The
measured G of RCA's 2.5-|Jm gate length GaAs power FF/Ts is also shown. The
IDdX
theoretical calculations agree fairly well with our experimental results.
20
CD
•o
10 _ GATE LENGTH,
RCA DATA POINTS
GATE LENGTH* 2.5/im
X Gate Length = 1.2/tm
5 10
FREQUENCY (GHz)
20 50
Figure 35. Small-signal gain versus frequency with gate
length as parameter.
Notice that the above calculation did not include the degradation factors
such as gate width limitation, ohmic contact resistance, parasitic capacitance
effects, and parasitic source inductance effects. These factors will be dis-
cussed in a later section. When these factors are taken into account, we find
that devices with 150-|Jm gate width and l-|Jm gate length will provide a useful
gain of approximately 10 dB at 10 GHz.
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B. DEVICE DESIGN
The basic large-signal model can be used to derive a set of design rules.
These rules serve as a guideline for the choice of carrier concentration,
layer thickness, gate length, and gate width. In order to keep these rules
simple and to retain a proper physical insight, we will employ some approxi-
mations based on experimental results. The results of these design guidelines
have been confirmed experimentally both at RCA and at other laboratories.
Given a set of performance requirements such as output power, gain, and
operating frequency, the required gate length can be derived from Eq. (15).
Since Eq. (15) did not take into account the degradation factors such as ohmic
contact resistance, parasitic impedances, and material nonuniformity, we will
assume that an intrinsic gain of 20 dB is required. We will further assume
that the gate length is larger t.han 0.3 pm. Thus, we will neglect the 0.3/2
o
term in Eq. (15). This assumption will introduce less than a 3-dB error in
gain. The frequency range in which this model is valid is about 2 to 20 GHz.
With the above assumption, Eq. (15) now becomes:
when SL is the required gate length in |Jm for the FET to have useful gain at
8 - 2/3
f GHz. The required gate length is inversely proportional to f .
The required gate lengths for 4-, 10-, and 20-GHz operations are 1.4, 0.9,
and 0.5 pm, respectively. Figure 36 is a plot of £ as a function of frequency.
O
The channel thickness T should be small compared with £ . If T is comparable
O -
to £ , the effective gate length will be much higher than the physical gate
O
length £ as depicted in Fig. 37. Assuming that the fringe field at the gate
O
edge has a circular equipotential plane, and that the radius of the equipotential
plane equals the depletion depth at the drain side plus one-half of the depletion
depth at the source side (Fig. 37), the effective gate length at the pinch-off
condition is therefore:
£ .... . = £ + 1.5 T (17)g effect g
If the channel thickness is equal to the physical gate length, T = £ , the
O
effective gate length is 2.5 times bigger than the physical gate length. It
is desirable to keep T no bigger than 1/3 of £ . Assuming £ = 3T, the channel
g - o
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Figure 36. Required gate length as a function of operating frequency.
Figure 37. Effective gate length of an FET. I ^ = $, +1.5T.
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thickness T can be calculated for each frequency. This is also plotted in
Fig. 36. The optimal nT product for power FETs is about 2.5x10 cm" . There-
fore, the carrier concentration n can be calculated. This is listed in Table 11,
With the carrier concentration n known, the bulk breakdown voltage V^. of the
D
Schottky-barrier gate and the pinch-off voltage V_ can be calculated. VR and
Vp are also included in Table 11. The instantaneous gate-to-drain voltage is
roughly the sum of the dc drain bias voltage V~, the gate bias voltage V» ,
and the rf voltages on the drain and the gate. The dc gate bias voltage is
roughly one-half the pinch-off voltage, V_ = 1/2 Vp. The rf voltage is a
function of the impedance matching at the gate and the drain side. Under cer-
tain matching conditions, the sum of the,gate and drain rf voltages can be as
high as the sum of the dc bias voltages [7]. For normal operating conditions,
we can assume that the sum of the rf voltages is one-half the sum of the dc
bias voltages. The maximum instantaneous voltage across the gate-drain ter-
minal is:
V J = l-5(Vn + |vr I) (18)gd|max D | G |'
The dc gate bias voltage is usually set at one-half the pinch-off voltage Vp.
In practical applications, where high reliability and long lifetime is re-
quired, it is desirable to keep V , below the bulk breakdown voltage VD.
' gd max a
Substituting V , = V_ and V_ = 1/2 Vp, Eq. (18) becomes:so niuA -D vj .L
VD = 0.67 VB - 0.5 Vp . (19)
The drain bias voltage V,, as a function of frequency is also included in
Table 11. In actual device operation, the electric field in the channel is
nominiform and there is a voltage drop in the source-gate region. Therefore,
the gate breakdown voltage is different from the bulk breakdown voltage V~.
The values listed in Table 11 are, however, in reasonably good agreement with
experimental observations. Hence, Table 11 can serve as a semi-quantitative
design guideline. Even with the ability of tailoring the channel thickness T
7. F. Sechi, H. Huang, and B. Perlman, "Voltage and Current Waveforms in
Power MESFETs Operating at Microwave Frequencies," Digest, ISSCC 1978,
San Francisco, CA, Session THPM 13.4.
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TABLE 11. GaAs FET DESIGN
nT = 2.5 x 1012cm~2, £, = 3T
O
Frequency, f (GHz) 2 4 8 10 15 20
Gate length, £ (urn) 2.52 1.59 1.0 0.86 0.66 0.54
6 '
n-layer thick- 0.84 0.53 0.33 0.29 0.22 0.18
ness, T(ym)
Carrier concen- 3xl016 4.7xl016 7.6xl016 8.6xl016 l.lxlO17 1.4xl017
trations, n(cm~3)
Schottky gate 34 24 19 18 14 12
breakdown voltage
vB(v)
Pinch-off voltage 14 9 6 . 5.4 3.5 3
Vp(V)
Estimated d c drain 1 6 1 2 1 0 9 8 7
bias voltage
vD(v)
during device fabrication, the carrier concentration still needs to be con-
trolled to within about 20% for a given frequency of operation. Because of the
different carrier concentration profile at the n-layer/buffer layer interface
with different reactors, the optimal value of n should be determined experi-
mentally.
The pinch-off voltage of the FET is given by:
Vp = 1/2 T2 5| = 1/2 (nT)2 f ± or Vp 'or ± (20)
Since the nT product, or the operating current, is usually kept constant, the
pinch-off voltage is inversely proportional to n. This can be seen from
Table 11. The device designed for high-frequency operation must have a lower
pinch-off voltage than that designed for lower frequency.
The dc transconductance g is defined as:
m
AI
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Before the onset of velocity saturation, g is given by:
8m =
m
AId 2£W (22)
where W is the total gate width. When the nT is kept constant, g is propor-
tional to the product of the carrier mobility |j and carrier density n.
The output power per unit gate width can be calculated from Eq. (13) and
Table 11. For 10-GHz application, we have from Table 11, T = 0.3|Jm, n =
8.3xl016 cm~3, V = 18 V, Vn - 5.4 V, V= 9 V. The maximum drain rf voltage
D V U
(Fig. 34) V can be calculated by the equation:
ID3X
V = 2(V_. - V_)
max D S
*\*
where Vc is the voltage at the onset of current saturation (Fig. 34), Vc = 2 V.o o
Hence, V = 14 V. Therefore, the output power per unit gate width is:
' max ' K * x & .
P = 1/8 V neT V F = 5.6 W/cm = 0.46 W/mm
max m
where V = 10 cm/s is the electron saturation velocity in GaAs and T = 0.8
m
is the degradation factor. We conclude that the power output is approximately
0.5 W/mm of gate width. The output power of a cell with four 150-|Jm gate
stripes in parallel is therefore 300 mW. At 9 GHz, we have experimentally
achieved an output power of 1 W from a 3-cell device. This corresponds to
0.56-mW/iJm gate width. This is in fair agreement with theoretical calculations.
From the theoretical calculation and experimental results mentioned above,
we conclude that the minimum gate widths required for cw 1-W and 4-W pellets
are roughly 2000 |Jm and 8000 |Jm, respectively. Note that the gate width re-
quirement is only one of the many important factors in device design. A device
with a large gate width does not necessarily ensure high gain and high power
output in X-band. Other factors such as device operating temperature, parasitic
impedance, and phase incoherence can degrade both device output power and gain.
We will now describe these factors in detail.
C. DEGRADATION FACTORS
1. Gate Width Limitations
" It is desirable to make the gate of an FET as wide as possible to achieve
high power. However, the gate-metallization resistance sets a limit on the
48
width of the gate, after which no further increase in output power is obtained
with increase in gate width.
Figure 38 is a representation of an FET showing depletion layer capacitance
C, series charging resistor R, gate inductance L, and gate resistance R . High-
6
frequency FETs are designed with the reactance of C greater than the gate in-
ductive reactance. Thus, to the first order, the gate of an FET looks like an
RC transmission line where a signal applied at one end both decays and changes
phase as it travels down the line. The result is that for short gate widths,
the input and output powers increase linearly with gate width, but for large
gate widths input power never reaches the end of the gate, leaving the re-
maining region of the channel unmodulated.
SEMI-INSULATING
Figure 38. View of FET showing gate as a transmission line,
indicating incremental unit.
With the same arguments that led to Eq. (4), the parasitic gate resistance
is given by the expression
R =
PMW
g 3T £
g g
(23)
where W, i> and T -are the gate width, resistivity, and thickness, respec-
tively. The power lost in the series gate resistance is, therefore
p _
Pg -
R — — _
~
1
24 (24)
o o
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Allowing this to equal half the useful power consumed in the channel leads to
the condition:
W < A 2 ==* —±— (25)
For a 1-Mm gate length, the width should be no larger than 200 pm. In
9 f\
this calculation we have used T = 0.5 |Jm, |J = 2500 cm /V-s, pM = 4 x 10
-cm, and X = 0.3 |Jm. In o
150
ohm ur current design, we use a gate stripe width of
2. Ohmic Contact Resistance
The source and drain contact resistances are also a source of power loss.
The ohmic contact resistance R-.,, is given by:
Uii
W ohm (26)
2
where R is the specific contact resistance (ohm-cm ) and T and p are the
epitaxial layer thickness and resistivity, respectively.
We can now compute the allowable specific contact resistance; Allowing
the power lost in the parasitic source resistance to equal half the useful
power consumed in the channel leads to the following condition:
(27)
where p = l/e|jn T' is the sheet resistance of the n capping layer. Numerical
calculations show that it is easy to achieve the required contact resistance.
3. Parasitic Capacitance Effects
Consider the portion of the cycle which carries the depletion layer be-
tween profile 1 and profile 2. While no useful current modulation is obtained
during this part of the cycle, charge must be circulated through the input
circuit with a concomitant power loss. Since the voltage swings between forward
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bias and pinch-off, the circulating current is rich in harmonics. We will
estimate the power loss by assuming that the charge fluctuation is at the second
harmonic.
: =
 " "^
 sin(2 Wt) (28)
where Q* = enW(T-X )£ /2, is the total charge between profile 1 and profile 2
in Fig. 33.
The total power lost in the parasitic resistance is given by
PINP = uf + <:iN > RP
2
where <ITXl> is the mean square current computed previously. The total input±N - - \
power becomes:
P = P
INT IN 1 + 1 1 + Rp/RIN (30)
Thus, the input parasitics reduce the gain by the factor |, where
4 = 1 + [l + (T/XQ-1)2] Rp/RIN (3D
An increasing T/X ratio corresponds to increasing nonuniformity in the
profile under the gate. In a small-signal analysis, such nonuniformity effec-
tively reduces the average drift velocity and thereby decreases the cutoff
frequency iu_.
4. Parasitic Source Inductance Effects
To evaluate the effect of a parasitic source impedance, consider the
simplified schematic of an FET as shown in Fig. 39. The output conductance,
feedback admittance, and internal channel resistance are neglected. We can
write:
V = (I + I.) Z
s g d'
I = (V - V ) gd ^ g sj 5m
I = (v - V ) ju)C
g 8 s' J
*[>-(*L \u*= V1. = -  j- ^ z (32)
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Figure 39. Circuit showing parasitic source impedance Z.
This equation shows that resistance in the source circuit has the same effect
as resistance in the gate circuit. Equation (32) also shows that an FET
transforms inductance in the source circuit into an equivalent resistance in
the gate circuit. The multiplier, g /(u)C), the current gain, is on the order
of unity at frequencies of interest. It is important to minimize the source
inductance introduced by packaging. An effective solution is to flip-chip
package the transistor. In this case, the sources are bonded directly to an
rf ground plane through very short source posts. Thus the source inductance
effect is negligible even up to K-band frequencies.
5. Numerical Example
To serve as a numerical example of the effect of the degradation factors
described above, we will calculate the optimum nT product, and the gain as a
function of frequency with gate length as a parameter. In order to simplify
the calculation, we will consider two special cases for gate widths of 200 (Jm
and 400 pm, respectively. The gate metal is assumed to have a resistivity of
4x10 ohm-cm and to be 0.5 |Jm thick.
Figure 40 shows the gain at 10 GHz for a device with 400-|jm gate width
and for various doping densities, assuming that channel thickness, biases,
and circuit tuning have all been set for maximum gain. The parameter is gate
length. One can see that the maximum available gain is relatively insensitive
to doping density. With a 1.0-|jm gate length, the optimum doping density is
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Figure 41. Maximum power gain vs doping for W = 200 |jm at 10 GHz.
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D. FET PELLET DESIGN
We now have enough information for preliminary design of the 1-W and 4-W
FET pellets required for this program. The two major results derived earlier,
i.e., gate stripe width of less than 200 \im and output power of 0.5 mW/Hm of
gate width, will be used. A gate length of 1 |Jm will be chosen. The active
I /- _o
layer carrier concentration of 8-10x10 cm will be used. Figure 43 is a
schematic diagram of a unit cell of the FET pellet for 1-W output power at
10 GHz. We have chosen a stripe width of 150 |Jm and total cell gate width
(source periphery) of 2.4 mm. From both theory and experimental results this
cell is capable of an output power in excess of 1 W at 10 GHz. Since there
are 16 gate stripes in parallel, we will call this 1-W design a 16-gate FET.
In this design, the output power is proportional to the active area. Table 12
summarizes the FET design. These are advantages and drawbacks of this constant
power per unit gate width design concept. In particular, since the dc input
and rf output power density are nearly constant for all the geometries, the
channel operating temperature is substantially constant for all the output
power levels. Therefore, the operating lifetime is about the same for dif-
ferent types of FETs with different output powers. On the other hand, the
device input and output impedances are inversely proportional to output power.
Therefore, at each frequency band, there is a maximum gate width beyond which
the device impedance becomes too low to match. In order to achieve an output
power higher than this maximum gate width, partial impedance matching of in-
dividual cells before paralleling is needed. A different concept of increasing
the output power is to increase the dc and rf voltages. This scheme is limited
by the device breakdown voltage. Therefore, some basic studies of two-dimen-
sional breakdown phenomena along different crystal orientation are required.
There was no accurate theoretical model or any numerical computation to serve
as design guidelines during the course of this program. Thus, only a limited
effort was made to explore the means of increasing the device high-voltage
capability beyond the limitation of bulk breakdown.
E. GaAs FET FABRICATION TECHNOLOGY
1. Introduction
Our major objective in pursuing programs on GaAs FETs has been to develop
a technology which leads to high-performance, high-reliability devices and
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Figure 43. Schematic diagram of a 16G GaAs FET capable of 1-W output
power. The chip size is 0.64 mm x 0.76 mm (0.025 in. x
0.030 in.).
TABLE 12.
Parameter
Unit gate width (l|Jm)
Gate width per unit cell (pm)
Gate length (pm)
Design output power (W)
SUMMARY OF FET DESIGN
8-gate
150
1200
0.8-1.0
0.5
16-gate
150
2400
0.8-1.0
1.0
which can be ultimately adapted to large-scale production. We are currently
producing devices by two different fabrication techniques. The first technique,
a self-aligned gate process, was developed previously. This process makes use
of modern microfabrication techniques such as ion-beam milling to avoid under-
cutting problems and result in almost a 1:1 photoresist pattern to actual device
geometry ratio. As first developed this technique had no convenient method of
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compensating for the active layer thickness variations commonly encountered
in epitaxially grown wafers. During this contract period a method was de-
veloped to improve yield and device uniformity by use of an anodic thinning
procedure to automatically compensate for epitaxial layer thickness variations.
This second method of device fabrication makes use of lift-off metalliza-
tion techniques to produce an aligned-gate device. This process includes
automatic adjustment of the epitaxial layer thickness by electrolytic anodiza-
tion to achieve an active layer with uniform nT product. This material uni-
formity will result in improved rf performance of high-power FETs.
2. Self-Aligned Gate Fabrication Technology
a. Outline of Basic Fabrication Process
Figure 44 is a schematic cross section of a typical GaAs power FET.
Figure 45 is a scanning electron micrograph (SEM) showing a typical 8-gate
FET pellet. The pellet size is 0.056x0.056x0.018 cm3 (0.022x0.022x0.077 in3).
Each cell consists of four 8-gate stripes in parallel. The gate length is
nominally 1 [jm and the gate stripe width is 150 [Jm corresponding to a cell
source periphery of 1200 |Jm. Each cell has 5 sources and 4 drains.
(0.5/un)
N » ix|0l7cm"3 (0.8/im)
Cr-BUFFER (5-7ftm)
SEMI-INSULATING SUBSTRATE (50/*m)
Figure 44. Schematic cross section of RCA GaAs FET.
Device fabrication starts with an n -n-SI GaAs wafer grown as described
previously. The wafer may or may not have a buffer layer. Since a buffer
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Figure 45. An 8-gate FET pellet.
layer does not modify the fabrication process, we will ignore its presence in
our description. This process can be described with reference to Fig. 46.
Conventional photolithographic techniques such as contact masking are used
throughout. Standard positive working photoresists are used to define metal-
lization patterns, and the metal itself is used to mask in order to form the
channel and isolate the various device elements. The salient steps are:
(1) The source and drain areas are selectively metallized with
AuGe/Ni ohmic contacts. This step is followed by titanium-
platinum and gold metallization.
(2) Photoresist patterning is used to define the mesa. Mesas are
formed using ion-beam etching (IBE).
(3) A second photoresist pattern is defined which splits mesas into
alternating source and drain electrodes. Openings (i.e., channels)
in the photoresist between adjacent electrodes are about 1 pm.
(4) The channels formed in the photoresist are cut using IBE down to
the n-layer of the wafer. During IBE, source-to-drain saturation
current (Ij^ c) ig monitored and the process stopped when the channel
thickness is appropriate for good FET performance. Typically, the
value of I at this point is 5 to 15 A/cm of gate width.
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Figure 46. Process diagram for the self-aligned gate process.
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(5) A chemical "touch-up" etch is used to give enough undercut to
prevent shorting in later steps (Fig. 46).
(6) A second Ti/Pt/Au evaporation places the gate stripes into the
channel formed by earlier steps. Since the source and drain pads
are undercut, there is no shorting of gate to either pad. Also
because the material in the active channel is lightly doped
17 -3(>10 'cm ), the titanium forms a Schottky-barrier contact
(Fig. 46d).
(7) Finally, a photoresist pattern is defined for the gate bonding
pad. Excess metal is removed by IBE, and, after cleaning, devices
are ready for dc testing.
The n -layer thickness of the wafer is carefully chosen to allow gate
metallization thicknesses of between 4000 and 6000 X. About 5000 A of gate
metallization is desirable to decrease the effects of gate metallization re-
sistance. Excessive gate metallization can lead to short circuits between the
gate and source or drain contacts.
The smallest gate length that can be achieved by this process is that set
by the resolution of the photomask. Since ion-beam etching does not undercut,
we can obtain 1:1 mask resolution to metal definition ratio. We have obtained
excellent photomasks with l-|Jm gate stripes and with these have obtained gate
lengths just under 1 pm (Fig. 47).
Figure 47. SEM showing 0.5-pm gate length FET.
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b. Process Development
During the course of this contract we conceived of a method of employing
the anodic oxidation and oxide removal technique to compensate for epitaxial
layer thickness variations on wafers to be used for self-aligned gate fabrica-
tion. Standard anodization and oxide removal cycling to completion in the dark
is not suitable because this reduces the active layer to the pinch-off thick-
17 -3
ness (approximately 0.4 |Jm for 1x10 ' cm material) while the self-aligned
gate process requires active layers greater than 1 pm thick. The basic concept
is quite simple. If a moat is chemically etched around a region of a wafer and
then the wafer is thinned by the anodic oxidation process, the region surrounded
by the moat will stop being thinned when the moat reaches the pinch-off thick-
ness. Once the recessed moat area surrounding the region reaches the pinch-off
thickness, the high resistance depletion layer of the moat disconnects the
surrounded region from the applied bias of the electrolytic cell and no further
oxidation takes place.
This concept can be used in a straightforward manner if the active layer
consists of only an n-layer. A grid pattern can be used to etch a recess
around each device area. The depth of the recess will determine the final
thickness of the active layer. For example, if the doping density is such
that the pinch-off thickness is 0.4 pm and one wanted to end up with an n-layer
1.5 [Jm thick, the n-layer must be grown slightly thicker than 1.5 pm and the
depth of the recess should be 1.1 pm. After etching the grid recess, the
photoresist is removed so that the entire surface of the wafer will grow an
anodic oxide. Each oxidation and oxide removal cycle removes an equal thickness
from the device area and the moat until the moat area is thinned to 0.4 pm.
Since the moat was originally etched to a depth of 1.1 pm, the thickness of the
n-layer in the device area is 1.5 (Jm. Sections of the wafer with thicker epi-
taxial layers will continue to be thinned until the moat everywhere is reduced
to the pinch-off thickness and all the device areas are 1.5 pm thick. Figure 48
illustrates this process at an intermediate point in the anodic thinning process.
Each square is an active device area. The shades of black are caused by the
presence of oxide layers of different thicknesses. The squares on the lower
right corner have no oxide because the moat surrounding them has reached the
pinch-off thickness.
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Figure 48. Wafer undergoing anodic thinning after an initial grid etch
of 1.2 urn. Each square represents an area where one device
will be located. The shade of gray of each device area is
related to the thickness of the oxide grown during anodic
oxidation.
This technique is complicated by the presence of an n capping layer.
The difficulty is that the oxide growth rate is greater for the n layer than
the n layer of the moat because of the difference in avalanche breakdown
voltage. A difference of 10 V in the breakdown voltage would result in the
removal of 150 A more from the device area than is removed from the moat re-
gion during each oxide growth-oxide stripping cycle. If the moat region
around a given device area reaches the pinch-off thickness after N oxidation
cycles, the active device area thickness would equal the pinch-off thickness
plus the moat etch depth minus 0.015N |Jm. That is, the final device area
thickness becomes a function of the number of oxidation cycles. The wafer
uniformity can still be improved even with an n capping layer, but the
number of oxidation steps must be restricted.
There is one problem with this technique even when the wafer consists of
only an n layer. The initial chemical etch should not be so deep that the
material left in the grid recess is less than the pinch-off thickness. To
overcome this limitation a method was developed to perform anodization and
oxide removal with the grid pattern photoresist masking layer in place. This
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allows one to anodically thin the grid recess area with the device areas pro-
tected until the grid in the thinnest section of the wafer reached the pinch-off
thickness. Removal of the photoresist at that point allows for controlled
thinning of the thicker sections of the wafer by the anodization and oxide re-
moval process. An electrolyte consisting of deionized ELO adjusted to a pH of
3 with H«PO, was found not to attack the positive photoresist used to mask the
device areas. An etchant consisting of phosphoric acid plus water in a ratio
of 1 to 30 by volume was found to be satisfactory for removing the anodic oxide
without attacking the photoresist layer.
In addition to improving the uniformity of the epitaxial layer this grid
recess and anodic thinning process also allows one to determine what thickness
of GaAs must be removed from the gate channels by the combination of ion-beam
milling and the touch-up chemical etch [Fig. 46(c)]. Since the grid recess
ends up at the pinch-off thickness and the gate should be placed just slightly
deeper than the pinch-off thickness, the step height between the top of the
active device area and the level of the grid recess is approximately the thick-
ness of GaAs to be removed from the channel. In order for this thickness
measurement to be of value the ion-beam milling rate in the device channel must
be known accurately and the milling rate should be fairly constant from wafer
to wafer.
The first wafers processed using the grid depth as an ion-beam milling
guide seemed to reach the desired value of the source-to-drain saturation
voltage at a depth much less than expected. This was found to be caused by a
phenomenon known as trenching, characteristic of ion-beam milling at normal
incidence. Enhanced milling at the edge of the masked region produces a de-
pression or trench which is deeper than the area farther away from the edge
of the masked region. The trenching effect is clearly shown in Fig. 49, which
is an SEM of a cleaved section of the gate area of the test pattern used to
measure the milled depth of the gate channel. The left side of the picture is
the gate region of the device and the right side is the source metallization.
The photograph shows a trench next to the edge of the source approximately
0.3 urn deeper than the 1.8-|Jm depth of the main section of the gate. When the
actual device gate channel was examined, the gate channel was found to be sub-
stantially deeper than the trench seen on the test pattern device. The gate
recess was approximately 2.8 |Jm as shown in Fig. 50. Apparently, for a very
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Figure 49. SEM of the gate region of the long gate FET test pattern
device. Wafer C722. Magnification: 20,OOOX.
Figure 50. SEM of the gate region of a power device.
Magnification: 20.000X.
Wafer C722.
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narrow opening the trenching effects from both edges are combined to enhance
the milling rate. This is not a fundamental limitation on the grid recess
technique of preparing wafers for ion-beam milling. The trenching effect can
be accounted for by increasing the assumed milling rate, as long as the milling
rate is constant from wafer to wafer. Even if the milling rate is not pre-
dictable, the grid recess thinning process is still of value in improving the
thickness uniformity of the epitaxial layer. During ion-beam milling, the
milling time can be determined in the standard way by monitoring the source-
to-drain saturation current (I_c).L)o
3. Aligned-Gate Fabrication Technology
During the course of this program an aligned-gate process has been de-
veloped. Although excellent device results have been achieved with the self-
aligned gate process, there were four reasons for investigating an alternate
technique involving an aligned gate produced by a lift-off process. First,
in the self-aligned gate device the effective gate-to-source and gate-to-drain
spacing is identical. Ideally one would like to have the gate located closer
to the source to minimize the parasitic source-to-gate resistance and increase
the gate-to-drain separation to enhance the gate-to-drain breakdown voltage [8].
This can be achieved in an aligned-gate device by simply designing the gate
mask so that the gate is located closer to the source than to the drain.
A second reason for the aligned-gate process is that the self-aligned
gate process had no automatic or easy way of compensating for the thickness
variations of the epitaxial layer inherent in the epitaxial growth process. In
the aligned-gate process, the epitaxial layer can first be thinned to a uniform
thickness by anodic oxidation and oxide removal cycling to completion [9]. This
process is self-limiting, automatically stopping at the pinch-off thickness
(thickness of the depletion layer at avalanche breakdown).
The third reason for pursuing an aligned-gate process is to avoid the use
of ion-beam milling. In the self-aligned gate process, ion-beam milling is
used to create the gate channel because it does not produce the lateral undercut
8. J. A. Turner, A. J. Waller, R. Bennett, and D. Parker, "An Electron Beam
Fabricated GaAs Microwave Field Effect Transistor," 1970 Symp. on GaAs,
p 234-239.
9. D. L. Rode, B. Schwartz, and J. V. DiLorenzo, "Electrolytic Etching and
Electron Mobility of GaAs for FETs," Solid State Electron. 17, 1119 (1974).
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of chemical etching techniques. It can therefore maintain the gate length
defined in the photoresist layer. The surface damage resulting from ion-beam
milling may result in defects which diffuse into the GaAs. Defects diffused
to a depth of about 2000 X have been reportedly produced by ion-beam milling
with 500-eV Ar [10]. Ion-beam milling through metal layers may also result
in nonuniform removal of material. It has been reported that in ion-beam
milling of polycrystalline metal layers, material is removed preferentially
at grain boundaries [11]. Once the metal layer is milled away, the resultant
surface roughness is passed on to the underlying material. For the self-aligned
gate device this can result in a nonuniform channel and decrease the device
efficiency. The damaged layer from ion-beam milling can be eliminated by the
subsequent chemical etch of the gate channel, but surface roughness may not be
eliminated. The aligned-gate process does not require ion-beam milling at all.
Finally, a thick epitaxial layer is required for the self-aligned gate
process. To achieve thick gate metallization the normal thickness of the
epitaxial layer is 1.25 to 1.5 pm. The ion-implantation equipment presently
. •^•f.-
being used is limited to an implant depth of approximately 0.25 |Jm. Thus the
self-aligned gate process cannot be used to fabricate devices from currently
available ion-implanted wafers.
a. Outline of Basic Fabrication Process
The basic design of the aligned-gate device is identical to the self-
aligned gate device except for the source/drain level and the gate level. The
source/drain mask was designed with a 4-(Jm-long channel. The gate mask was
designed to produce a l-|Jm gate, 1 |Jm away from the edge of the source.
The original device fabrication sequence is illustrated in Fig. 51. The
starting wafer consists of a semi-insulating GaAs substrate with an n layer
grown by vapor-phase epitaxy or produced by ion-implantation and annealing.
10. M. Kawabe, N. Kanzaki, K. Masuda, and S. Namba, "Effects of Ion Etching
on the Properties of GaAs," Applied Optics 17_, 2556 (1978).
11. H. Dimigen and H. Liithje, "An Investigation of Ion Etching," Philips
Tech. Rev. 35, 189 (1975).
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Figure 51. Process diagram for the aligned-gate process.
Standard positive working photoresists are used throughout the process. The
principle processing steps may be summarized as follows:
(1) The active device layer is first thinned by anodic oxidation and
oxide removal cycling to completion. This reduces the active layer
to the pinch-off thickness.
(2) The source and drain areas are metallized with AuGe/Ni/Au by the
lift-off technique. Sintering at 450°C for M minute is used to
produce ohmic contacts.
(3) Device mesa regions are defined in photoresist and chemical
etching is used to isolate individual devices.
(4) A chemical etch is used to adjust the saturation current to
the appropriate value for good device operation.
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(5) A double photoresist layer lift-off technique is employed
to define the gate. The bottom photoresist layer is spun on,
prebaked, and given a blanket exposure but not developed.
Next, a thin, semitransparent layer of titanium O80 A) is
evaporated to allow the top photoresist layer to be applied.
The exposed titanium layer is etched away and then the bottom
photoresist layer is developed. After evaporation of the
Ti/Pt/Au gate metallization, the photoresist is removed by
organic solvents as in the conventional lift-off technique.
(6) A Ti/Pt/Au metal layer is deposited by the lift-off technique
on the source and drain to act as a diffusion barrier and to
lower the drain spreading resistance.
(7) Finally, a thick photoresist layer is patterned for gold plating
of bonding bumps on the sources, drain pad, and gate pad areas.
b. Aligned-Gate Process Development
During the course of the project, some modifications were made to this
basic aligned-gate process to overcome the problems of poor gate-metal adhe-
sion, high saturation voltage, and low source-to-drain breakdown voltage.
The gate-metal adhesion problem was solved by an initial evaporation of
a thin titanium layer over the entire substrate. Before any photoresist for
the gate lift-off is applied to the sample, the wafer is subjected to the same
cleaning sequence given to self-aligned gate wafers prior to the gate evapora-
tion step. The wafer is then loaded immediately into the electron-beam evapora-
tor system. While under vacuum, the wafer is heated to 300°C and then cooled
to 120°C for an evaporation of a 1000-A-thick layer of titanium. Next, the
normal two-layer photoresist method is followed and gate pattern is formed in
the photoresist. Immediately prior to depositing the gate metal, the sample
is briefly etched in a titanium etchant to remove a small portion of the under-
lying titanium to expose a fresh layer. The resulting photoresist profile is
shown in cross section in'Fig. 52. The Ti/Pt/Au gate metal is evaporated with
no intentional substrate heating. The undercut photoresist profile allows a
relatively thick gate metallization to be deposited. The gate metallization
can be nearly as thick as the bottom photoresist layer without causing any
difficulty. Good adhesion is obtained between the evaporated titanium and
the freshly etched titanium surface. Careful surface cleaning and vacuum
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Figure 52. Schematic cross section of aligned-gate device prior
to gate-metal evaporation.
baking produced good adhesion between GaAs and the original titanium layer.
Bond pull strengths up to 6.5 grams were measured for 1-mil gold wires bonded
between adjacent gate pads. After the lift-off process is completed by re-
moving the photoresist in organic solvents, the original titanium layer is
removed with a chemical etchant. By carefully controlling the etching time,
the lateral etching of the titanium can be used to reduce the gate length,
producing a "T" shaped gate, as illustrated in Fig. 53. Devices fabricated
in this manner have been able to survive the flip-chip bonding procedure with-
out failure of the gate-metal adhesion.
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Figure 53. Schematic cross section of aligned-gate device
after gate lift-off.
To produce high-power devices it is important to achieve as high a source-
to-drain breakdown voltage as possible and simultaneously as low a value of
69
saturation voltage as possible. Devices fabricated by the original aligned-
gate process normally showed low source-to-drain breakdown voltages (typically
7 to 8 V) and relatively high saturation voltages (2.5 to 3.5 V). Recent
publications have reported that high source-to-drain breakdown voltage can be
achieved by means of a recessed gate structure [12,13] and/or n material
under the source and drain [14]. Both an n layer under the source and drain
and a recessed gate structure will also help reduce the parasitic source-to-
gate resistance and lower the saturation voltage.
A modification of the anodic thinning process was developed that allows
one to leave thicker layers of GaAs under the source and drain regions while
simultaneously thinning the active channel area to the pinch-off thickness.
The basic modification to the anodic thinning process consists of first etch-
ing the channel and area outside the source and drain regions to a depth equal
to the extra thickness desired in the source and drain regions. It is important
that the phototresist pattern used for etching is such that each device is
totally surrounded by a recessed area. Following the recess etching, the
photoresist is removed, and the wafer is thinned by the anodic oxidation-oxide
removal method until no further oxide will grow in the dark. One would expect
the initial thickness difference between the source-drain and channel areas to
vanish when the epitaxial layer is thinned everywhere to the pinch-off thick-
ness. This does not occur because the source and drain regions of each device
are surrounded by an area at the same active layer thickness as the etched
channel. When the device channel reaches the pinch-off thickness, this
surrounding area is also at the pinch-off thickness so that the source and
drain regions are isolated from the voltage of the electrolytic cell by a
high resistance depletion region. Therefore, the anodic thinning process
stops for each device when the recessed region surrounding that particular
device reaches the pinch-off condition. This technique has proved successful
12. T. Furutsuka, T. Tsuji, and F. Hasegawa, "Improvement of the Drain
breakdown Voltage of GaAs Power MESFETs by a Simple Recess Structure,"
IEEE Trans. Electron. Devices ED-25, 563 (1978).
13. C. Tsironis, "Influence of Epilayer Properties on Breakdown Voltage and
Noise Behavior of GaAs MESFETs," Revue De Physique Appliquie 13, 761
(1978).
14. W. C. Niehaus, H. M. Cox, B. S. Hewitt, S. H. Wemple, J. V. DiLorenzo,
W. 0. Schlaner, and F. M. Magalhaes, "GaAs Power MESFETs," Inst. Phys.
Conf. Ser. No. 336, 1977, p 271.
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even when the active device layer is capped with an n layer. When an n layer
is used, the thickness of the n layer and the depth of the chemically etched
recess must be chosen with some care to ensure that all of the n layer is
not removed during the anodic thinning process. Figure 54 shows a device
from a wafer anodically thinned after a 0.5-jJm channel recess was etched.
Note that the drain connection to the grid was also chemically etched to
completely surround the device with material etched to the same depth as the
gate channels. Figure 55 shows a magnified view of the channel region after
ohmic contacts were deposited and sintered and the mesa defined by chemical
etching.
Figure 54. Micrograph of an aligned-gate device anodically thinned
after a 0.5-Mm channel recess was etched.
The improvement in source-to-drain breakdown voltage caused by the gate
recess was clearly demonstrated by breakdown voltage measurements on ungated
devices. To compare the effect on source-to-drain breakdown voltage of the
n layers, a companion wafer with only an n layer was processed also with a
0.5-|Jm gate recess. Since the gate mask used to define this recess region is
designed to place the gate closer to the source than to the drain, the resultant
recess edge is located quite close to the edge of the source. After forming the
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Figure 55. Micrograph of device channel area after ohmic contacts were
produced and the mesa was defined by chemical etching.
ohmic contacts and mesa etching to isolate devices, the source-to-drain break-
down voltage was determined with a transistor curve tracer. Many devices on
both the wafer with an n contact layer (B281) and that with only an n layer
(D241) showed asymmetrical source-to-drain I-V characteristics. Microscopic
examination revealed that asymmetrical I-V characteristics appeared to correlate
with devices which had source metallization extending into the gate recess.
The source-to-drain breakdown voltage was measured using a transistor
curve tracer in the pulse mode with 80-(Js pulses. The devices typically showed
a higher breakdown voltage with the drain positive than with the source posi-
tive. The test results are shown in Fig. 56 for a typical device from the
n layer wafer D241. The upper right quadrant (drain positive, normal polarity
for device operation) was traced out first, showing no breakdown up to 12 V
applied bias. The lower left quadrant (source positive) was then traced out
for the device using the pulse mode and a time exposure to record the break-
down point. Breakdown occurred at approximately 7 V. The physical location
of the point of breakdown for this device, examined with an optical microscope
is shown in Fig. 57. The fact that the breakdown occurred far from the ends of
the channel tends to rule out shape differences between the source and drain
configuration as the cause of the asymmetry in breakdown voltage.
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Figure 56. Source-to-drain breakdown voltage for wafer D241, n-layer
wafer with 0.5-fJm gate recess. Upper right quadrant: drain
positive, breakdown > 12 V. Lower left quadrant: source
positive, breakdown ~ 7 V.
Figure 57. Optical micrograph of breakdown site (dark spot in
channel) of device on wafer D241.
A similar type of source-to-drain breakdown measurement was performed on
wafer B281 to see the effect of an n layer. The results are shown in Fig. 58.
The breakdown voltage shows the same asymmetry obtained on wafer D241. The
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Figure 58. Source-to-drain breakdown voltage for B281, wafer with n
capping layer and 0.5-pm gate recess. Upper right quadrant:
drain positive, breakdown > 12 V. Lower left quadrant:
source positive, breakdown ^ 7 V.
presence of n material under the source did not increase the breakdown voltage
(source positive, lower left quadrant of Fig. 58) when the edge of the source
metal extended beyond the edge of the recess. The source-to-drain breakdown
voltage with the drain positive was again greater than 12 V. The benefit of
the n layer can be seen in the improved saturation voltage V . V was
S 3. L S cl t
approximately 2 V for B281, whereas V for the n layer wafer was approxi-
S31
mately 3 V. It appears that the n layer is not necessary to achieve high
source-to-drain breakdown voltage. This is in agreement with the findings of
Furutsuka et al. [12]. The n contacts are, however, beneficial in achieving
low specific contact resistance and minimizing the saturation voltage.
Figure 59 shows the I-V characteristics of a completed device with a
280-(Jm-wide channel from wafer D241. As shown, the device exhibited a source-
to-drain breakdown voltage of more than 15 V with a positive bias on the drain.
In addition to the above process modifications for processing epitaxial
layer wafers, several processing changes were investigated for processing ion-
implanted wafers. Due to the 250-keV energy limitation of our implantation
equipment, the implanted layer depth is barely sufficient for fabrication of
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Figure 59. I-V characteristics of 280-(Jm-wide device on wafer D241.
Source-to-drain breakdown > 15 V.
power FETs. The ion-implanted wafers as received were therefore similar to
epitaxially grown wafers that had been thinned everywhere to the pinch-off
thickness by the anodization process. This caused devices fabricated on ion-
implanted wafers to also suffer from low source-to-drain breakdown voltage and
high saturation voltage. Ion-implanted wafers have yielded devices with S-
parameter characteristics comparable to the better results with epitaxially
grown wafers. Devices from ion-implanted wafer A28C, for example, showed a
maximum stable gain (MSG) of 12 dB and a 50 ohm to 50 ohm gain (S?1 gain) of
-1.3 dB at 12 GHz.
The available implantation depth (approximately 0.25 Mm) did not allow
one to create a recessed gate structure to improve the source-to-drain break-
down voltage. Effort was therefore devoted to developing a process to implant
n regions selectively in the source and drain regions. Initially a layer of
photoresist was employed as an implantation mask. This proved unsatisfactory
for two reasons. First, the photoresist was hardened by the implantation con-
ditons, making it very difficult to remove completely. Even when plasma
stripping in oxygen was used to remove the photoresist, the surface of the
wafer became hazy during the annealing procedure, indicating the presence of
some contamination layer. A second problem with this technique was that regis-
tration to the implanted source and drain areas was difficult. Alignment
marks could be produced by anodization of the wafer in the dark. Since the
n layer was thinner than the pinch-off thickness, anodization in the dark
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identified the n regions by selectively oxidizing them. The patterns produced
in this way had rather diffused edges, making alignment difficult.
In an attempt to cure the photoresist removal problem and simultaneously
produce registration marks, selective ion implantation through openings in a
Si N. masking layer was investigated. The first wafer processed by this tech-
nique, A62C#1, was prepared in the following sequence. First, the n layer
was implanted uniformly across the wafer, but not annealed. Next, a Si~N,
masking layer was deposited by the plasma deposition technique. The source
and drain regions were then defined in photoresist and plasma etching was
used to remove the exposed Si«N, prior to giving the wafer an n ion implant.
Prior to annealing, the photoresist was removed by plasma stripping and the
Si~N, layer was removed everywhere except at the wafer edges to provide
registration marks. After annealing, depositing the ohmic contacts, and
sintering, no conduction (<1 (jA) was observed between the source and drain.
Problems with the ohmic contact metallization were ruled out as the cause
of the difficulty because an epitaxial layer wafer metallized and sintered in
the same run showed normal contact formation.
The lack of activation of the implanted n layer was surprising because a
control sample of the original wafer which was given the n-layer implant, but
had not seen the Si«N, deposition or removal process, showed a normal n-layer
1 7 - 3profile with a peak doping density of 1x10 ' cm . The exact nature of the
problem with the Si«N, selective implant technique was not determined. How-
ever, the Si~N, deposition temperature could have been responsible for a
detrimental change to an implanted but unannealed layer.
The ion-implantation sequence has now been modified to avoid exposing
unannealed implanted layers to the Si_N, deposition process. However, the
effectiveness of this process modification has not yet been fully evaluated.
F. GaAs FET PACKAGING
It is necessary to ensure that FET mounting in a package or circuit is
carried out without any added parasitic reactances in order to take full ad-
vantage of the intrinsic device capability. This is particularly true when
high-performance X-band devices are required. It is also desirable to have
a device package or carrier which enables one to characterize the device on a
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network analyzer without having to commit it to any specific circuit. We have
developed a carrier design which meets these objectives.
One of the parasitic reactances which degrade device performance in common
source operation is the parasitic inductance from source to ground. In the
device equivalent circuit, such parasitic inductance is equivalent to a resis-
tance at the device input which degrades both available gain and noise figures.
For low source-to-ground inductance it is important that the source contacts
be as close to the rf ground as possible. We have developed a technique for
flip-chip bonding the FET sources to a carrier which forms the rf ground plane.
Our experimental results show that flip-chip mounting results in a 2- to 3-dB
increase in the maximum available gain (MAG). An additional advantage of flip-
chip mounting is that the device thermal resistance is decreased, leading to
lowered junction temperature and improved reliability.
The source and drain contacts of our GaAs FETs are on the same level. In
order to flip-chip bond the FET pellet, it is necessary to raise the source
pad in elevation with respect to the drain pad. This is accomplished by
plating up 15-jJm-thick posts on the source pads. During this program period,
we have developed the technology for plating posts.
Once the source pads are raised in elevation, wires or ribbons are bonded
onto the gate and drain pads. For I- and J-band devices, wide, low inductance
Au ribbons are used. Gold ribbons are bonded to the gate and drain pads. The
pellet is flip-chipped onto the pedestal of a carrier by thermocompression
bonding. The flying gate and drain leads are then bonded.
Figure 60 is a photograph of two FETs flip-chipped on the carrier. The
carrier consists of a gold-plated OFHC copper base and two ceramic standoffs.
o 3
The copper base has dimensions of 0.15x0.46x0.064 cm (0.060x0.180x0.025 in. ).
The 0.064-cm-thick ceramic standoffs are metallized on both surfaces. Gold
straps are bonded from the drain pad of the FET to one standoff and from the
gate pad to the other standoff. After the GaAs chip is mounted on the carrier,
any subsequent handling and wire bonding are done to the carrier without dis-
turbing the FET. The flip-chip mounting of an FET pellet onto a carrier is
easily accomplished by a flip-chip bonder (Kulicke & Soffa*, Model No. 578-2).
By the use of a partially transparent prism, the operator can see both the
top carrier surface and the FET pattern. Therefore, the FET source pads can
be aligned to the carrier bonding surface to within a few-micrometer accuracy.
*Kulicke and Soffa, Inc., Horsham, PA.
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Figure 60. Photograph of two FET pellets flip-chip mounted
on a carrier.
Figure 61 is a photograph taken from the flip-chip bonder's microscope. The
FET pattern is aligned to the carrier bonding surface ready for flip-chip
mounting. The gate and the drain ribbons-are also aligned to the bond pads
on the standoff.
Figure 61. Photograph taken from the flip-chip bonder's microscope.
A 16-gate FET is aligned to the carrier ready for flip-
chip mounting.
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G. THERMAL CONSIDERATIONS
1. Thermal Analysis
One of the most important parameters in the design of a power FET is the
maximum temperature rise in the channel. High operating temperature not only
degrades the device performance but also greatly reduces the reliability of
the device. It is crucial that the device thermal resistance be kept as small
as possible. Since the thermal conductivity of GaAs is only 0.3 W/cm-°C while
that of copper is 4 W/cm-°C, it is highly desirable to remove the heat through
a minimum amount of GaAs. A flip-chip package meets this goal. In a flip-
chip mounted device, the thermal flux spreads into copper after only 4 to
6 |jm of GaAs. By comparison, in an up-side-mounted device, the thermal flux
has to travel through about 100 |jm of GaAs before it reaches a copper heat
sink. In this section, we will compute the thermal resistance of our proposed
1-W, single-cell device for both up-side and flip-chip mounting.
«
a. Up-side Mounting - Figure 62 is a schematic diagram showing the thermal
flux pattern in an up-side-mounted device. Since GaAs is very fragile, the
minimum wafer thickness that can be handled without breakage is about 100 |Jm.
Selective etching of the GaAs substrate down to a few micrometers and refill
of this hole with metal is not desirable, since differential thermal expansion
of the refilled substrate may cause the GaAs to crack. Therefore, we will
assume that the thermal path length in GaAs is 100 |jm for the up-side-mounted
case.
Referring to Fig. 62, we divide the device thermal resistance into two
parts. The first part is the thermal resistance of the 100-fjm-thick layer
of GaAs (Region I). The second part is the thermal resistance of the copper
heat sink (Region II). The Region I configuration is similar to that of a
low-mu triode. The thermal resistance in Region I can be obtained by replac-
ing the capacitance of the low-mu triode by thermal conductance, and replacing
the permittivity by thermal conductivity. The capacitance of a low-mu triode
has been derived by Spangenberg [15]. By making appropriate substitutions, we
can show that the Region I thermal resistance is:
RTH1 p .GaAs
15. K. R. Spangenberg, Vacuum Tubes (McGraw-Hill Book Co., NY, 1948),
pp. 125-130.
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Figure 62. Schematic diagram showing the thermal flux of an
up-side mounted GaAs FET.
where Kr . =0.3 W/(°C-cm) is the GaAs thermal conductivity, d is the gate
center-to-center separation, S, is the gate length, and d = 100 [jm is the
& gP
thickness of the GaAs wafer. In our FET pattern, the gates are not uniformly
spaced. They were separated by alternate drain and source contacts. The drain
contact is 23 |Jm long and the source contact is 51 (Jm long. For simplicity,
we will assume a uniform spacing of 38 |Jm between the gates. Assuming a gate
length of 1 |Jm, we can calculate the thermal resistance in Region I to be:
- 12 88 °c"cm 8ate width
TH1 (34)
For the 1-W, single-cell pattern, the total gate width is 2400 pm. Thus, the
thermal resistance in Region I is
RTH1 = 53'67 °C/W (35)
The thermal resistance in Region II can be calculated by assuming a
uniform heat source on top of the copper heat sink. Assuming a 45° thermal
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spread angle in the 100-|jm-thick GaAs, the area of the uniform heat source on
copper heat sink is 350x636 \Jan. The thermal resistance of a rectangular heat
source of dimensions 8, x W on a semi-infinite heat sink can be expressed as:
T) — ± o I _ I °r/u (^ f\\
TH2 2KCu(o-'-A - »«' WW U°;
In deriving the above expression a thermal spread of 45° is assumed. Using
KCu = 4 w/(°C-cm), S. = 658 fjm, and W = 350 |Jm, we obtain
RTH2 = 1-1°C/W
Recall that the thermal resistance in Region I was 53.67°C/W. Thus, as ex-
pected, most of the thermal resistance of the device is contributed by the
lOO-fJm-thick GaAs. The total thermal resistance for a up-side-mounted FET is,
therefore,
d
R,TH,up _ .GaAs - *.
/
 0\(I)C/W (38)
For a 1-W, up-side-mounted FET, the total thermal resistance is
RTH,up = 54'8°C/W (39)
This is an optimistic estimate. The actual thermal resistance of the device
is expected to be slightly higher.
It can be seen from Eq. (38) that the thermal resistance of an up-side-
mounted FET depends strongly on the GaAs thickness. Figure 63 is a plot of
calculated thermal resistance of a 16-gate (1-W) FET as a function of GaAs
wafer thickness for different gate-to-gate separation. For a small gate-to-
gate separation of 5 to 10 pm, the thermal resistance is about 80°C/W for a
wafer thickness of 50 [Jm. Even when the gate-to-gate spacing is in the 30-
to 50-jjm range, the wafer thickness has to be less than 30 |Jm to achieve a
thermal resistance of 24°C/W to be compatible with the flip-chip case.
b. Flip-Chip Mounting - Figure 64 is a schematic diagram showing the heat
flow in a flip-chipped device. Heat is generated in the channel regions of
the FET. It travels through only 6 |jm of GaAs and reaches the plated source
posts. The plated gold source post is 43 by 20 |Jm high. The drain stripe
is 23 pm long. The channel length is approximately 1 |Jm. We divide the
thermal resistance into four parts. Region I is GaAs; Region II is the
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Figure 63. Thermal resistance of a 16-gate FET mounted epi side up.
The total gate width is 0.24 cm, designed for 1-W output
power.
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Figure 64. Schematic diagram showing heat flow in flip-chipped GaAs
FET. 2a = 25 fjra, 2b = 41 pm, 2c = 23 \Jm, d =. 35 (Jm,
e = 20 pm.
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source posts; Region III is part of the copper heat sink in which the thermal
fluxes generated by each channel do not overlap; and Region IV is the remainder
of the copper heat sink in which the thermal fluxes overlap.
In Region I, heat is generated in the channels and then travels through
GaAs to the source posts. This configuration is equivalent to a pair of co-
planar waveguides. The thermal conductance in Region I can be calculated by
replacing the permittivity by the thermal conductivity, and capacitance by
thermal conductance.
The capacitance of a coplanar waveguide has been derived by Wen [16]:
where e is permittivity, K(k) is the complete elliptical integral of the first
2 1/2kind, K' (k) = K(k' ) , and k1 = (1-k ) ' . The dimensions a and b are shown in
Fig. 64.
For a drain contact (Fig. 64) between two source posts, there is no heat
flow and the contact temperature must be uniform. Therefore, we can treat
the drain contact as the center conductor and the two adjacent source posts
as ground planes. The thermal resistance in Region I is, therefore,
R IK' (a/b) °C-cm drain width . ,, ,
TH1
 "
 KGaAs 2K(a/b) W
In the derivation of Eq. (41) from Eq. (40) the coefficient of the elliptic
integrals has been reduced to £ 8 because there is no heat flow through air.
In our case a/b = 0.61. Therefore, RTHI can be calculated to be
p - -i «Q °C-ctn drain width ,. .RTH1 - 1.88 (42)
Since the total gate width is 2400 jJm and there are two gates per drain, the
total drain width is 1200 |jm. Hence, the thermal resistance in Region I is
RTH1 = 15.68°C/W (43)
16. C. P. Wen, "Coplanar-Waveguide Directional Couplers," IEEE Trans. Micro-
wave Theory and Tech. MTT-18, 318 (1970).
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Region II consists of 35- by 20-|Jm-high gold posts. The thermal conduc-
tivity of gold is K. =3.16 W/(°C-cm). The thermal resistance per unit source
width is given by
p - e - 20 - n IR °C-cm source width (/./.}
KTH2 ~ K^d ~ 3.16x35 ~ W ^}
There are nine source posts, each 150 (Jm wide. The total source width is thus
1350 pm. Hence, the thermal resistance in "Region II is
RTH2 = 1.34°C/W (45)
Region III is copper in which the thermal fluxes do not overlap and are
thus independent. The contribution of Region III to device thermal resistance
is very small. We will use an average length for estimation of R™,.,.
P _ b _ °C-cm source width ({.(,}
TH3 ~ K0 (b+d)~ W l }
So that the thermal resistance in Region III is:
= 0.86°C/W (47)
Region IV is copper in which the thermal fluxes overlap. We assume a uni-
form heat source on a semi-infinite heat sink. The heat source is rectangular
with a cross section of 636x177.5 |Jm. The thermal resistance in Region IV is
thus given by
*TH4 = 2K/U-W) *n I = 3.48°C/W (48)
Lill
Adding Eqs. (43), (45), (47), and (48), we obtain the total thermal resistance
for the flip-chip mounted, single-cell, 1-W pattern to be
(49)
Recall that the thermal resistance for the same 1-W pattern when up-side mounted
is 54.8°C/W [Eq. (39)]. Therefore, the thermal resistance of an up- side-mounted
device is more than twice that of a flip- chip-mounted device.
The temperature rise for a typical flip-chip, 1-W FET can be calculated.
Assuming a device operating at 25% power-added efficiency with a 1-W output,
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3 W are dissipated as heat in the FET. Temperature rise in the device is found
from Eq. (42) as
Temperature rise = (21.05°C/W) (3 W)
= 63.2°C
Therefore, the channel temperature of the 1-W FET is about 100°C. Recent
reliability studies indicate a MTBF of 10 h for a low-noise FET operating
at 80°C.
Figure 65 shows the calculated thermal resistance of a 16-gate FET
(2400-|jm total gate width) as a function of gate-to-gate separation. When
the gate-to-gate separation is less than 5 pro, the spreading thermal resistance
becomes very large. Figure 66 shows the relative contribution of thermal re-
sistance from the GaAs and the metal for a 16-gate flip-chip FET. Even with
4-|Jm thermal path in GaAs, the thermal resistance of the GaAs part is still
higher than that in the metal. In our FET pattern design, we have chosen
the dimension such that the total temperature rise is less than 100°C above
ambient to ensure reliable operation.
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Figure 65. Thermal resistance of a flip- chip-mounted 16-gate GaAs
FET as a function of gate-to-gate separation.
In the above discussion, we have chosen the 16-gate (2400-|jm) FET as an
example. The calculated thermal resistance of various types of flip-chip
packaged FETs is summarized in Table 13. The total gate widths range from
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tion is made for 16-gate FET, flip-chip mounted total
thermal resistance is the sum of the two curves.
TABLE 13. FET THERMAL RESISTANCE
Designation
Gate Stripes per Cell
Gate Stripe Width (ym)
Gate Width per Cell (ym)
No. of Cells per Pellet
Drain Contact Width (ym)
Source Post Width (ym)
Design Output Power (ym)
Calculated Flip-Chip Cell
Thermal Resistance (°C/W) 168
2G
2
150
300
1
25
50
0.15
4G
4
150
600
5
25
50
0.25
8G
8
150
1200
1
25
50
0.5
16G
16
150
2400
1
12
30
1.0
32G
32
150
4800
1
12
30
2.0
48G
200
200
9600
1
12
30
4.0
84 42 21 11
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300 to 9600 pro and are designed for different power output. The thermal re-
sistance of the FETs is roughly inversely proportional to the total gate width.
Thus, the operating temperature is nearly constant regardless of the output
power level. The designed operating temperature for all the FETs listed in
Table 13 was, in all cases, less than 100°C for a 20°C ambient. We feel that
low operating temperature is an important factor to achieving high reliability
operation. For satellite communications applications, an operating temperature
of less than 110°C is highly desirable.
2. Thermal Resistance Measurements
An infrared scanning microscope (Barnes Engineering* Model RM-24) is used
for the measurement of the FET operating temperature and the thermal resistance.
A schematic diagram of the IRSM system is shown in Fig. 67. The FET is mounted
on a platform, and two precision stepping motors controlled by a computer are
used to move the platform in the x and y directions. The mechanical resolution
of the stepping motors is 1.6 |Jm, and the reset error is less than 2 |Jm. This
resettability is important for the calibration of the base temperature. The
two stepping motors are driven by two computer-controlled burst-pulse generators.
The control unit also contains a temperature controller that powers a heater
unit in the platform. To measure the FET operating temperature, a flip-chip
bonded FET is mounted on the x-y platform and it is biased at the normal
operating condition. The infrared radiation across the FET surface is measured
by stepping the platform. Since GaAs is almost transparent to infrared, the
infrared microscope "sees" the active region through the GaAs substrate provided
that the substrate side is not metallized. To deduce the device temperature
from the above measurement, the emissivity is measured by rescanning the device
without bias and while heated uniformly at a specified temperature. A computer
is used to process the measured data at each stepping point. Finally, the
temperature profiles of the FET are automatically plotted.
Figure 68 is the temperature profile along the center of an FET pellet.
The peak temperatures correspond to the drain region and valley temperatures
correspond to the source region. The peak temperature of 85°C corresponds
to a thermal resistance of this 5-cell FET of 19°C/W. Recall that the thermal
*Barnes Engineering, Inc., Stanford, CT.
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Figure 67. System diagram of computer-controlled infrared microscope.
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Figure 68. Temperature profile of a 5-cell 4-gate FET.
resistance of a single-cell, 4-gate FET is 80°C/W.. With all five cells in
parallel, the theoretical thermal resistance is 16°C/W. Figure 69 is an
example of a poorly bonded FET; this is a 16-gate, 2400-(Jm device. It is
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Figure 69. Measured operating temperature of 16-gate FET.
clear that the bond is better at the left-hand side of the chip than that at
the right-hand side. The measured thermal resistance is 27°C/W with a peak
temperature of 90°C. The calculated thermal resistance is 24°C/W.
H. EQUIVALENT CIRCUIT MODELING AND IMPEDANCE MATCHING FOR HIGH-POWER,
HIGH-FREQUENCY DEVICES
One of the problems in the development of high-power, high-frequency FETs
is the low FET input and output impedances. Unless impedance matching is pro-
vided near the GaAs FET, the losses in the transmission line may be so high
that no useful gain and power can be transferred from the device to the out-
side world. To avoid this problem one can partially match the FET impedances
at the chip terminals. To prepare for the partial impedances matching effort,
a precise knowledge of the FET input and output impedances (S-parameters) is
essential. The S-parameters can be obtained either by network analyzer measure-
ments in the 13- to 15-GHz band, or by deducing the 13- to 15-GHz S-parameters
from X-band S-parameters through an equivalent circuit. The advantage of the
latter approach is that the X-band S-parameters can be measured more accurately
and readily than direct measurement of the Ku-band .S-parameters. If the
equivalent circuit is reasonably good, this equivalent circuit approach will
be more accurate and convenient than the direct measurement.
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1. Equivalent Circuit Modeling
We have developed a computer program to calculate the values of the
equivalent circuit elements from the S-parameters. Using this program, we
can calculate the values of the equivalent circuit elements from the measured
low-frequency S-parameters. We then derive the high-frequency S-parameters
from this calculated equivalent circuit. In order to evaluate the accuracy
of the equivalent circuit and the method of deriving the values of the equiv-
alent circuit elements, we decided to carry out the model at X-band first.
Using an 8-gate FET from wafer C221, we measured the S-parameters from 4 to
12 GHz. Using our computer program, we calculated the equivalent circuit
from the measured S-parameters as shown in Fig. 70. Note that this equiva-
lent circuit includes both the FET intrinsic impedances and the packaging
parasitic impedances. The source parasitic inductance, L , has a very low
s
value of 0.01 nH as expected from the flip-chip packaging.
l_pg Rg
GATE
Cgd
l.Oii
Lpd
±=-3pF
.Ol nH
.35
nH
DRAIN
Figure 70. Equivalent circuit derived from measured S-parameters.
The FET is an 8-ga.te continuous gate from wafer C221.
The input capacitance C has a relatively large value of 1.25 pF. It
gs
resonated with the gate bonding lead inductance (L =0.28 nH) at about
O
7.6 GHz. Hence, it is important to reduce L to improve the input resonant
O
frequency. In our 8-gate FET design, there are two gate bonding pads to accom-
modate two ribbon bonds from the gate for the reduction of,the lead inductance.
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Table 14 shows the measured values of S , S2 , S and S22 from 4 to 12 GHz.
Table 15 shows the calculated S-parameters using the equivalent circuit model
of Fig. 70. With the help of this model and the computer program, we also
calculated the S-parameters of this FET from 12 to 18 GHz. These results are
shown in Table 16.
TABLE 14. MEASURED S-PARAMETERS OF AN 8-GATE FET
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Comparing the S-parameter measured in X-band with the S-parameters cal-
culated from the equivalent circuit model, we see that the major discrepancy
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TABLE 15. CALCULATED S-PARAMETERS FOR THE SAME FET AS SHOWN IN TABLE 14
USING.EQUIVALENT CIRCUIT IN FIG. 70.
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-177.
179.6
176.4
173.3
170.3
5
164.6
162.2
159.7
157,3
154.9
152,6
.059 5.647
-.061
-061
.061
.061
.061
.060
. 060
. 059
.059
.058
.058
-.057
. 056
.055
.054
;-034
.053
-6.16
-9 .65
-13,0
-16.2
-19.2
-22.2
-25.1
-27,9
-30.6
-33.2
-35.8
-38.4
-40.9
-43,3
-45.7
-46. i
—50.4
. 233 -
,25£ -
106.;
11£.
117.
.277
.290
.304'
.319
.334
.349
.365
.381
.397
.413
.430
.447
.464
.480
•13t-
•1351
•1391!'
1431
147,
-I54i;!
•1581-
•162v.
TABLE 16. CALCULATED S-PARAMETERS AT Ku-BAND FROM EQUIVALENT
CIRCUIT IN FIG. 70.
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is that the S... phase does not fall as rapidly in the calculated values as in
the measured values.
2. Impedance Matching for High-Power, High-Frequency Device
One of the important problems to achieving high output power at high fre-
quency is to match the low device impedance to the 50-ohm source impedance. A
large impedance mismatch causes excessive loss in the impedance matching net-
work. In addition, if the impedance matching network is more than one wave-
length away from the active region, a substantial portion of the available
microwave power is dissipated in the resistive component of the inactive zone
which is between the impedance matching network and the active region. Con-
sequently, both the microwave output power and the power gain are greatly
reduced from the intrinsic device capability. It is well known that a standing
wave pattern exists if there is an impedance mismatch. Figure 71 illustrates
the concept of the standing wave pattern for the case where the impedance
matching network is one wavelength away from the device. For simplicity of
illustration, we have assumed that the input and output impedance of the FET
are both real and much less than 50 ohm. The high rf current generated in
the transmission lines Z.. and Z~ of the inactive zones will cause a substantial
loss in rf power because of the finite resistance in the transmission lines.
For high-power, high-frequency FETs, the losses in the input and output im-
pedance matching networks and in Z and Z_ of an improperly designed FET can
be so high as to render the apparent performance much lower than the FETs
intrinsic performance.
INPUT
MATCHING
NETWORK
STANDING
WAVE
FET
nAAPi
son
OUTPUT
MATCH ING
NETWORK
son
Figure 71. Schematic diagram illustrating the concept of standing wave
pattern between the active FET and the impedance matching
networks. The losses in the input and output matching
networks and in the transmission lines Z.. and Z~ can be
very large for high-power, high-frequency FETs.
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Having recognized the problem, we have devised a solution to achieving
the best possible FET performance at high frequency by minimizing the losses
in the impedance matching networks and the inactive zones. In order to minimize
the loss in the matching network, we limit the impedance mismatch by limiting
the total active area per unit cell. If the output power requirement is more
than is available from a unit cell, the impedance of each unit cell is matched
or partially matched before they are combined.
In order to minimize the loss in the inactive zones, we place the matching
networks immediately adjacent to the FET active area; thus, we eliminate the
inactive zone. To implement this concept, we design the device pattern to have
the metallization lines connecting to the gates and the drains as the first
element of the matching network. The microwave power is generated in the chan-
nel in the source-gate-drain region. At high frequency the input impedance to
the intrinsic FET is largely capacitive which results from the gate-to-source
capacitance. Therefore, the metallization line connecting the gate should be
inductive. The designed values of this inductance, as governed by the length
and width of the lines, are determined by the operating frequency and the
gate-source capacitance. In order to provide a bonding area to connect the
FET to the outside world, it is often necessary to have a gate pad, drain pad,
and/or source pad to facilitate bonding. Therefore, in the FET design we
design the size of the bonding pads to achieve a capacitive impedance. As
shown in Fig. 72 this gate-source capacitance, metallization line inductance,
and gate pad capacitance form a low pass filter to transform the impedance
of the intrinsic FET to 50 ohm or close to 50 ohm. Figure 72 (b) shows the
conceptual design. The metallization line and the gate are designed to be
inductive (L
 M) while the gate pad and the gate-source capacitance are capaci-
tive. This C-L-C low pass filter matching network is shown schematically
in Fig. 72(b). Similar designs can also be applied to the drain side (output).
In this design, the inactive zone is eliminated. In Fig. 72 we show only one
source-gate-drain (channel) for simplicity. To achieve high output power, we
parallel many channels. Figure 73 shows the input equivalent circuit of a FET
with only one gate channel [Fig. 73(a)] and a FET with n-gate channels in
parallel [Fig. 73(b)]. We let R be the gate metallization resistance. The
o
rf voltage across the gate capacitance, C , modulates the FET channel to
gs
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DRAIN PAD
Cdp
GATE-
SOURCE:
DRAIN
(a)
METALLIZATION LINE
(INDUCTANCE). Lgm
GATE PAD
( CAPICITANCE)
Cgp
r INTRINSIC PET ( ACTIVE REGION )Ldm
INPUT ±ZC pC Cds CdpOUTPUT ( b)
Figure 72. Schematic diagram illustrating the design concept. The
impedance matching is adjacent to the active region, thus
eliminating the inactive zone.
INPUT Cgp
o—
Lgm Rg
net
•Y,I
CHANNEL (a)
(b)
INPUT-1-
Figure 73. Input equivalent circuit of (a) single-channel FET and
(b) n-channel FET.
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control the current flow. If we let Y.. be the input admittance of a single-
channel FET excluding the gate pad capacitance C [Fig. 73(a)], YI can be
expressed as:
Y = - - 1 - - (50)
For a FET with n channels in parallel, the input admittance is:
Y. = jWC + nY, (51)in J gp 1
The gate pad capacitance, C , is nearly constant in the discrete FETs
or
because there is a minimum size of the gate bonding pad which is about 3x3 mil.
The size of the gate pad and hence the value of C is designed as a part of
OJr
the matching network as shown in Fig. 72(b). From Eq. (51), the input imped-
ance of a FET decreases nearly inversely proportionally to the number of
channels and to the operating frequency as shown in Eq. (51). In the case
of a conventional discrete FET there is usually some inductance and resistance,
introduced by the bond wire and the package, in series with Y. . Therefore,
a substantial portion of the rf voltage is dissipated across the series in-
ductance and resistance. This voltage drop across the parasitic impedance is
especially severe for the case of high-frequency (above 15 GHz) and high-power
(above 2 W) FETs. In the next section we will describe a design example in
which the parasitic loss is minimized by eliminating the inactive zone and
by matching to several low-power FET cells before power combination. This
approach has three major advantages:
(1) The loss in the parasitic impedances can be eliminated because
there is no unwanted parasitic impedance.
(2) The bandwidth of the FET can be greatly improved because the
impedance matching starts right at the terminal of the active
channel. There is no unwanted electrical length between the
active channel and the impedance matching networks .
(3) The loss in the matching networks is minimized because we match to
the low power unit cells (which have high impedance) before combining
them.
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3. A Numerical Example for the Design of a 3-Cell, 3.5-W J-Band FET
In this section, we present results from a computer simulation for the
design of a 3-cell, 3.5-W J-band FET. In doing so, we first show that a
large 56-gate single-cell FET is not an acceptable design because the FET's
input impedance is too low. We then present a 3-cell FET design for 3.5-W
output power.
a. A Single-Cell FET
From our large-signal analysis, we calculated that a total gate width of
about 7 mm is required for 3.5-W output power. We will calculate the gain and
the input-output impedance (S-parameters) of this single-cell FET by scaling
from an existing 1.2-mm FET RCA has developed.
Tables 17 and 18 show the measured small-signal S-parameters and computed
small-signal gain of an RCA 1.2-mm power FET. Note that a small-signal gain
of about 7 dB can be achieved at 15 GHz. Such a device can generate an output
power of about 0.75 W with 4-dB power gain at 15 GHz.
The equivalent circuit of this FET derived from the parameters shown in
Tables 17 and 18 is shown in Fig. 74. This equivalent circuit includes the ef-
fects of parasitics. Note the very low value of 0.01 nH for the source in-
ductance, a consequence of flip-chip mounting. This equivalent circuit can
be used for scaling studies. Table 19 shows the S-parameters of this equiva-
lent circuit. These are in fair agreement with the measured values shown in
Table 17. There is some disagreement in the phase angles. This, however, does
not affect our discussion of scaling.
We will consider now the scaling of this FET to a size capable of generat-
ing 3.5 W at J-band. The resistances R and R are composed of a parasitic
component and a component resulting from the source-gate and gate-drain spacing.
Since our FET is symmetrical with source-gate and gate-drain spacings of 0.4 |Jm,
we can estimate the value of the parasitic and intrinsic components. We assume
2 - 1 - 1
a channel mobility of 3000 cm V s and that the gate is biased at half the
12 -2pinch-off voltage corresponding to a effective nT of 1.5x10 cm . The
intrinsic component is then equal to 0.5 ohm. The parasitic components of
R and R, can thus be estimated as 1.1 ohm and 0.5 ohm, respectively.
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TABLE 17. MEASURED S-PARAMETERS OF FET C182B-89
.00 VOLTS .00 MR ( M E fl S 1) C182B-S9 RG 8 -2 348
FREQ
(MHZ
1000 0
10100
1 O 2 0 0
1 O 3 O 0
1040 0
1 Ft P; ft n
1 0 6 0 0
1070 0
t n p. n o
1 f 1 9 O O
1100 0
1 1 1 f 1 0
1 l 2 ri Fi
1 1300
1 1 '1 0 ( i
1150 0
1160 0
1 1 7 0 0
11800
1 1 90 O
12000
1 2 1 n n
12200
] 2 3 0 FI
1240 0
12000
12600
12700
12800
12900
13000
13100
13200
1 3 ::-: 0 0
1340 n
1 3 5 f i 0
1360 0
1370 0
13800
13900
1 4 n FI o
1 4 1 0 O
1420 0
M 3 0 0
1 4 4 0 O
145 C 0
1 4 f". '-.'•• 0
1470 0
1-I800
1 4 9 0 0
J 0 0 0
)
.00
.00
. 00
. 0 9
. 0 0
. o n
. 0 0
. O 0
FI Fl
FIFI
.00
. no
. (1 0
. n 0
. 0 0
. 0 o
. 0 0
. F1 0
.00
.00
. 0 0
no
.60
. no
. ou
. 00
. 0 o
.00
.00
.00
. OO
. 0 0
. O 0
. 0 0
. O 0
. 0 0
. 0 0
.00
. 0 0
. 0 9
. FI FI
. 00
. 0 0
. 8 n
|T; ;~i
. I.I U
. 0 0
. 0 0
. 0 0
.00
.0G
SI
M-ric
.862
.874
.875
.855
. 8 5 5
. 8 7 6
.863
.836
. R 5 4
.862
. 8 6 2
.865
. 3 G 1
. 8 6 6
. 8 5 8
.861
.847
.866
. 8 6 6
• C' f" O
.871
. 8 G 3
.874
.87 1
.874
.882
.878
.880
.885
• C- •_• 'J
.372
.877
.876
.800
.876
.373
.878
. 8 f • 9
. 3 6 8
. 3 f 1
. ft 7 4
.876
. 8 7 6
O "7 "7
. y 7 9
O "-' "7
. 8 3 4
.-. .-. •«
• •_• •_• i
. 3 6 9
.872
.376
I 1
-
-
- -
-
-
__
-
-_
_
-
-
_
-
-
-
-
-
-
-
-
—
-.
-
-
-
-
-
-
-
-
-
-
-
-
-.
-
-
-
-
_
-
-
-
-
-
RUG
166
166
166
166
166
1 66
167
167
1 67
1 67
1G8
167
1 63
168
169
169
169
169
170
] 70
1 71
1 70
IT'0
1/1
172
172
173
173
173
1 74
174
1 74
1 73
175
1 76
176
176
1 77
177
177
177
177-'
178
1 7 9
5 79
1 79
180
179
i 79
1 78
178
S2
MRG
.051
.894
.838
.844
.843
.393
.893
.857
.835
.820
.798
.797
.804
.800
.782
.789
.770
. 7 G 6
.767
.776
.766
.749
. 757
. 757
.764
.776
.768
.761
.750
.765
. 7 3 3
.789
.813
.839
.027
.830
.835
. 7 0 3
. 7 b 8
. 754
. 7 :^ 9
.736
.746
•.770
. 8 0 5
.833
• O •_' O
. .'S'i-4
C' 1 •""•
.766
.724
1
RUG
19
13
15
14
16
1 5
1 1
10
9
8
3
9
8
7
6
6
5
5
4
4
3
2
3
2
1
-0
- 1
— 2
-2
- 1
— 2
--3
-A
— f
- g
- 1 1
- 1 4
- 1 8
- 13
- 1 7
- 1 7
-17
'-17
-1 7
-ly
-2 1
— £ 6
•-i t-.o U
- 3 4
•-. f i
•_• •_•
-39
SI
MRG
.056
.058
.358
.056
.056
.060
.060
.057
.055
. 0 5 4
.053
. O 5 2
P er --i
_ •—' •!'
.053
.032
.051
.050
.950
.059
.049
.049
.047
. d 4 V
. C -1 7
.047
.849
.049
. O 5 1
.052
.053 '
.055
.055
.057
.059
.353
. O 5 3
.057
.054
.051
.051
.049
.049
. Pi 5 O
.051
. 653
.054
. 0'J5
.055
. C54
- 0 5 2
.051
2
RUG
-21
-22
-23
-23
- £ 2
-22
-26
-27
-23
•-28
-27
-26
-26
-27
-28
-27
-27
-26
- 2 6
-26
-26
' -26
-24
-23
-2 1
--20
-•19
-19
-20
- 1 9
-20
-2 1
-2 1
-24
-27
-23
• -3 1
-33
-23
-3 1
--39
-28
-28
-27
-27
- 2 9
- 3 1
.-3 1
-34
-36
-36
s;
MflG
.667
.656
.656
.652
.653
• t- £• 3
.666
.6S3
.667
.674
.681
.686
. 6 9 2
.698
.700
.702
.710
.731
.728
.724
.71. 4
.701
.705
.699
. 6 9'9
.701
. 7 F1 4
.783
.704
.702
.704
.718
.715
.717
.721
.713
.721
.728
.736
.740
.743
.744
.746
.746
.747
.746
.74 7
.743
. 7 '? 6
.739
.741
12
R
-1
-1
-1
" 1
-1
- |
-1
-1
- 1
- 1
-1
-1
- i
-1
-1
-1
-1
-1
-1
-1
-1
- i
-1
-1
-1
-1
- 1
- 1
-1
- 1
-1
-1
- 1
-1
-1
- 1
-1
-1
-1
-1
- i
-1
-1
-1
-1
- 1
-1
-1
-1
- 1
— 1
NG
35
36
37
38
38
33
40
40
40
4 9
40
39
40
49
49
39
39
39
49
49
49
3 9
39
38
38
38
3 S
38
39
39
39
49
4 1
42
43
44
44
45
46
46
4 7
47
48
49
49
50
59
5 1
51
52
52
98
TABLE 18. SMALL-SIGNAL GAIN CORRESPONDING TO S-PARAMETERS IN TABLE 17
.90 VOLTS, .00 M P (M E R S 1 ) C182B-S9 RG 8 -2 340
FREQ
<. ri H Z
1000 0
1010 O
1 0i!00
1 n :': " n
1 U 4 0 O
1 050 O
1 0 6 R 0
1 0 '( o 0
1 0 S 0 O
1 n 9 R n
1 100 0
1110 0
1120 0
1130 O
1140 0
1150 0
1 1 6 0 O
1170 0
1 1 8 0 0
1 190 O
1 2 O 0 0
1210 G
1220 O
1 2 3 0 0
12400
1 2 Ci G 0
1 2 ft O O
127PO
128 0 0
1 •? 9 n f i
1 ::: o R O
1 ': 1 0 0
13200
1 3 3 0 0
1340 0
1 3 5 0 O
1 3 6 O 0
1 3 7 n n
1 3 P. O R
1390 O
140 0 O
1 4 1 0 P
1 4 2 R 0
14300
1 4 4 0 n
1 4 ::• 0 0
146911
1 4 V 0 0
1 -;fnjy
1 4 '"' 0 0
i L; o o o
i
. 00
.00
.00
. R n
. 0 O
. 0 0
. y 0
. 00
. 0 o
, o o
. 0 0
. y O
. O 0
. 00
. n 0
. 00
.00
. 0 0
.00
.00
. 0 3
. 00
.00
. y 0
. 0 0
. O 0
. R 0
. f-i O
. OO
. R 0
. OO
. 0 O
. O U
. 0 0
. 0 0
. O O
. O O
nn
. n n
. o O
. 00
on
. 0 0
no
. 0 0
. 0 R
. 0 0
- f.i 0
. 0 n
. '•'• 0
. 0 0
Gf\
tl
8
10
10
7
8
9
8
7
7
7
7
Q
S
7
7
7
8
. 8i~io
Q
7
7
-!•
1"
7
8
R
•-•'
8
9
8
9
10
1 O
9
,— i
'.•
?
~?
V
y
c!
R
9
J 0
1 0
9
1-1
7
7
MRX
B
.89
.47
.07
.92
. 13
.45
. 12
. 87
. 93
.74
.94
.05
. 28
.59
.83
.07
. 3 3
. 30
.72
. 1 4
. 1 6
.9 1
. 61
. 9 6
.70
. 49
. 55
. 8 1
.20
.96
: 62
.59
. 14
. 56
. 45
, 08
. 7 1
. 9 7
.04
.24
.S3
. 3. 5
.37
. 6 6
. 74
. 15
CT •-!
. 10
G U N fi X
DB
7 .06
7 .75
7 .70
6 .63
6 .69
7 .94
7 .50
C. .90
6.SO
6 .82
6 . 65
6.78
6.80
6.97
6.57
6.77
6.26
7 .04
7.02
7 .26
6.96
6.35
6.83
6 . 6 b
6 . 0 4
7 . 26
7.09
7 . P ••?
7.13
7 .20
7.13
7 .45
7 .65
8.09
7.87
7 . Y 8
8 .02
7 . 36
7.06
7.17-
7.14
7.19
7.31
. 7.6 3
0.10
y . '•• T
C; ;7; *
8.53
7 .70
7.34
6 . 9 8
S2
D
- 1
-
- 1
-1
- 1
-
-
- 1
-1
-1
-1
-1
-1
-1
-2
-2
-2
- 2
-2
-2
-2
-2
— 2
— • ?
-?.
-2
-2
-2
-2
-2
-2
-2
-1
— » 1
-1
- i
-1
o
-2
-2
-2
-2
-2
_2
-1
_ 1
J.
-1
-1
— ;•-_'
— 2
1
B
.4C
.97
.03
.47
.43
.96
. 98
.34
. 56
.72
.96 '
.97
.90
.94
. 13
. 06
. 27
.32
. 30
.20
. 3 1
.5 1
.41
.42
.34
.2 I
. 29
.37
.50
. 33
.07
.06
.78
. 33
.65
. 6 1
. 5 6
, 02
. 4 1
.45
. 63
. 6 7
cr cr
2 7
. R 9
. 5 4
-ji o
.40
. 8 0
'-j "7
.39
si;
D
-24
-24
-24
-25
-24
-24
-24
-24
-25
-25
-25
-25
•-» c-
iL. •_<
-25
-25
-25
-26
-26
-26
-26
- 2 6
-26
-26
•-26
-26
-26
-26
H *"» ^iC. • J
-25
-25
_ -i c
t- D
-25
-24
-24
-24
-24
-24
-25
-25
-25
-26
- 2 6
-26
- ;"' 5
_ •-> rr
— O '"
-25
— ii! • '
- 2 5
- 25
-25
2
B
.99
.77
.75
. 00
.97
.45
. 49
. 87
. 13
. 38
.56
.60
. 52
. 57
. 74
. 86
. 05
. 01
.06
. 13
.23
.51
.50
. 62
.50
. 28
. 1 2
. 8 3
. 76
.55
.21
.17
.84
. 62
.79
. 78
. 92
. 40
. 77
.92
. 14
. 18
.05
. 7 9
.56
. 30
. 1 6
. ? 4
:4 1
. 6 6
.84
K
Mfl
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
i
1
1
1
1
1
1
\
1
1
1
)
1
i
1
1
G
.23
.05
.09
.42
.37
. 96'
. 14
.37
.43
.43
. 47
.43
.40
.35
.51
.47
.6-8
.35
. 36
.29
. 4 1
.69
. 49
.58
.48
. 3 1
. 33
.28
. 22
. 16
. 1 9
. J 0
. 02
. 96
. 06
. 1 1
. 13
. 37
. 45
.40
.39
. 35
.23
. 16
.06
. O -\
. 0 0
. 1 2
. 1- r
. 4 •:>
.56
U
11 P G
. 19
.22
.22
.17
. 1 7
.24
.22
. 19
. 18
. 1 8
. 18
. 1 9
. 19
.20
. 18
.19
. 1 6
.21
..21
.2 1
.29
. 16
. 19
. 1 7
. 18
.21
.20
.21
. 22
.22
. 22
.24
.26
. 28
. 27
. 26
.27
. 23
. 22
.23
.22
.23
. 23
~t C"
• i^. • J
. 28
.29
.3?
. 30
.25
. 24
.23
99
DRAIN
Lpg
RJ
RO
"s
= 0.25 nH
= 1.8 SI
= 75n
= 0.2 o
Rgs =
C9S =
Rdg =
Ls =
1.60
0.9 pF
1.00
0.01 nH
Cdg
nri
Sd
cd
= 0.06 pF
= 95 mS
= 0.1 nH
= 0.5 pF
Figure 74. Equivalent circuit of an RCA 1200-|Jm gate width (8-gate) FET.
TABLE 19. CALCULATED S-PARAMETERS OF AN RCA 1200-|jm-WIDE FET USING FIG. 74
DATA FILE: JG1
FREQ
MTIZ
12000.
12500.
13000.
13500.
14000.
14500.
15000.
15500.
16000.
S
MAC
.848
. 850
.853
.855
.857
.860
.862
.864
.867
11
ANC
163.8
160.9
158. 1
155.4
152.8
150.3
147.9
145.5
143.2
S21
NAG
.870
.816
.767
.721
. 679
.640
.604
.570
.539
ANC
25 . 6 1
22.6 1
19.71
16.89
14. 15
i I . 50
it . 9 1 7
6.407
3.965
v,;
MAi,"
. <•>-> ;j
. 04 1
. O - M >
. ( ) . < ' >
.«>'. :::>
. o:;«?
, < > : : < >
. WiJ.')
.034
12
Aw
-45 .
-47.
-49.
-5 i .
-5:3.
-!>o.
-57.
-5'f .
-60.
822 STAB
f
<j
ii
0
9
8
7
4
1
8
i-i M,
. 72:'!
. 735
. 74P
. 759
.770
. 7 « 1
.700
. 8yy
.808
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-152. t .:'UJ7
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-156.
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9 . 30 1
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7.831
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7.204
6.910
We will now scale-up to an output power of 3.5 W. Clearly, an FETj with'
about seven times the active area of our 1.2-nun (8-gate) FET will be required.
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We will scale only the FET intrinsic components and leave the parasitics un-
changed. The parasitic mounting impedances are R = 1.1 fi, R, = 0.5 fi,gs as
and R , and L . Figure 75 shows the equivalent circuit of the scaled-up FET
s s
(56-gate FET). Table 20 shows the computed S-parameters and the small-signal
gain of this FET. The maximum available gain GMAX is now reduced to 6 dB from
the 7-dB value of the 8-gate FET. More importantly, the input and output
impedances of the 56-gate FET are very low (about 2.5 ohm real part) which
implies that GMAX is composed mainly of mismatch gain which will be very dif-
ficult to realize in practice. It is almost impossible to match this FET over
any reasonable bandwidth without paying an excessive gain penalty. We there-
fore conclude that a large single-cell, 56-gate FET is completely unsuitable
for this application.
•pg Rgs cdg
GATE
Rdg Lpd
vwv-
DRAIN
R-
R
= 0.25 nH
= 0.26 fi
= 525 fi
= 0.2 fi
Rgs = 1.17 fi
Cgs = 6.3 pF
Rdg = 0.57 n
Ls = 0.01 nH
Cdg = 0.42 pF
gm = 665 mS
Lpd = 0.1 nH
Cd = 3.5 pF
Figure 75. Equivalent circuit of an FET with 7 times the active area
of that shown in Fig. 74.
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TABLE 20. CALCULATED S-PARAMETERS AND GAIN OF A SINGLE-CELL, 56-GATE FET
TITLE:
DATA FILE: JG1
FREG
MHZ
12000.
12500.
13000.
13300.
14000.
1 45^O
15000.
15500.
16000.
SI
MAG
. 939
.941
. 94:2
.
 l>4;i
. 944
. 04T?
. 946
. 947
. 948
1
ANG
1 40 . 0
i.30.2
s '-'-7 . 4
K?;> . .-'"
! f>4 , O
« . > ™t . - \
: • ? * " * . n
i :_:'> o
1 27 '. 4
S21
MAG ANG
. If) 2 - iB .
. 149 -1H>.
. i ;.«7 — •_• i .
. J :'•? — i*U .
1 1 !{ — *>;"j ,
. 1 i « > — ..-.^> .
K?2 -,:B.
'. 09;j -2'>.
. 089 -31.
O
^j
9
;.)
\
i
i
f;
0
S !2
(t< '••* ~ >; i /
<« '-< - - < * ; . O
-78.6
APfC-
>. i)';
.989 162.8
STAB
2.197 8.693
2,369 8.316
S.5^4 7.959
2.?f»f, 7.620
U.976 7.297
.'-.Si 4 6.989
:t.A7s 6.696
a. 755 6.411
4.055 6.140
b. A 3-CelI, 3.5-W J-Band FET
We will now describe the design of a 3-cell FET on an internally matched
carrier for 3.5-W output power in J-band. Preliminary calculations based on
computer-aided design and simulation will be presented.
The basic building block is an 18-gate, 3.15-mm-gate-width FET for over
1-W output power in J-band. Figure 76 shows a drawing of this structure.
Note that this is a continuous-gate structure. In this structure the drain
DR A I N
POST
1 5 O
Figure 76. 2-W continuous-gate FET. Pellet size is 707 x 400 |Jm.
ends of two adjacent gate stripes are connected by another 50-|jm gate element.
This makes more effective use of the GaAs real estate and also equalizes signal
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phase at the drain end of the connected gate stripes. Figure 77 shows photo-
graphs of both continuous and open gate FETs. We have found that statistically
the continuous gate structure outperforms the open gate structure in terms of
gain, output power, and power-added efficiency.
Figure 78 shows the calculated equivalent circuit of an 18-gate FET;
Table 21 shows the corresponding S-parameters. We partially match each 18-gate
cell before combining. CAD shows that a series stub with 15-Q impedance and
a length of 40° (at 14 GHz) at the input, and 22 ft with 50° length (14 GHz)
at the output forms an adequate partial match. Table 22 shows the S-parameters
of the partially matched 18-gate FET. S and S are plotted in Figs. 79 and
80, respectively. At band center, the input and output impedances of this
partially matched FET are nearly 250 ft. S and S22 of three such cells
paralleled at these reference planes are shown in Figs. 81 and 82, respec-
tively. Note that the impedance swing over the 12- to 16-GHz range is more
tractable.
4. Implementation
The partially impedance-matched FET shown in Fig. 83 can be fabricated
using a self-aligned gate technique or an alignment technique. The combina-
tion of the three cells can be achieved by (a) using a specially designed
package, as shown in Fig. 83 or (b) combining the three cells on the GaAs
chip by photolithographic technique. Thus, the single GaAs FET chip is a
monolithic power amplifier which is a combination of three unit cells. Each
unit cell is impedance-matched or partially matched before the combination.
The fabrication process of such a monolithic amplifier is no more complicated
than the fabrication process of a regular, discrete FET. A schematic diagram
of a single-cell, 18-gate FET design is shown in Fig. 84. The sizes of the
drain pad, drain line, gate pad, and gate line are designed to form low pass
filter matching networks to partially match the drain and the gate impedances,
respectively (see Fig. 72). The gate pad width is 650 pm which corresponds
to a line impedance of about 15 ft. The drain pad width is 500 |Jm corresponding
to a 20-ft line impedance. Gold posts are plated onto the source, gate, and
drain pads to allow flip-chip mounting to the specially designed carrier.
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(a)
(b)
Figure 77. Photographs of (a) continuous-gate power FET and
(b) regular-gate FETs. Saw marks of dicing saw are
visible around the FET pellet.
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R= 0.25 nH
= 0.69 n
= 195 SI
= 0.20
Rgs = 1.29S2
Cgs = 2.34 pF
Rdg = 0.69 n
Ls = 0.01 nH
9m
Lpd
Cd
= 0.16 pF
= 247 mS
= 0.1 nH
= 1.3 pF
Figure 78. Calculated equivalent circuit of 18-gate
(continuous-gate) RCA FET.
TABLE 21. CALCULATED S-PARAMETERS OF AN 18-GATE CONTINUOUS-GATE FET
TITLE:
DATA F
FREG
MHZ
12000.
12500.
13000.
13500.
14000.
14500.
15000.
15500.
16000.
ILE: JG1
Sll
MAC ANG
.906 147.3
.908 145.2
.911 1 43 . 2
. 9 1 3 141.2
. 9 1 5 1 39 . 2
.917 137.3
.919 135.5
.921 133.6
.923 131.8
S21
MAC
.412
. 378
. 348
. 32 1
.296
.274
.255
.236
.220
ANC
-19 .7
-22 . 5
-25 . 2
-27 . 8
-30 . 3
-32.8
-35 . 1
-37.4
-39.7
MAG
. o i r,
. Oi t'
. 0 ! 0
. <•) i 4
. 0 I 4
.013
.012
.012
S12
ANG
-99.:.
-10! .
-102.
- 1 04.
-105.
-107.
STAB
MAC
. 938
. 94'.'
. 947
.95 1
.955
. 958
.961
.464
.966
ANG
155.4
152.9
! 5 0 . CV
148.2
145. <?
I 43 . 7
141.6
139.5
137.4
K
. 9o9
1 . O3a
I . O89
1 . 141
1 . 194
i . 249
1 . 305
! .363
1.423"
GMAX
.000
12.25
M . 5 1
1 0 . 93
1 0 . 44
10. OO
9.60ft
9.238
8.893
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TABLE 22. S-PARAMETERS OF A PARTIALLY MATCHED 18-GATE FET.
INPUT MATCHING = 15 ohm, 40° (at 14 GHz) SERIES
STUB. OUTPUT MATCHING = 22 ohm, 50° (at 14 GHz)
SERIES STUB
PART. HATCH, 15 OHM 40 D,20 OHN 50 D
FREQ
MHZ
12000.
12500.
1 300O .
13500.
140OO.
145 GO.
15000.
15500.
16000.
MAG
.666
. 643
.632
. 6 an
.654
. 684
. 720
. 759
.794
i 1
I.,'.' .
— i i
-60
-72
4«J
:"-i<
fiii
. ^5
.4
.966 IV*
.703 14*
.582 132
..-,"'' -' _ >~-:
.1) . •* K> t « i.i . 4- ^  . i> 4 < f " -
!.3 .U31 65.09 .897 -£
STAB
:4. K CMAX
:» . <n>3 .000
'.'<~ 1.005 f f ! . 3 0
i .OB7 I I . 5 2
;;'; I . ««« 50 .96
. -i • i . ! 9 I 10 . 46
: ; ' ? 1 .2 -4O I O . O 6
• • . : ; t . 3(12 (>. 621
/ .2 J.357 9.266
Figure 79. Sn plot of a partially matched 18-gate FET.
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Figure 80. S plot of a partially matched 18-gate FET.
To achieve 3.5-W output power, we combine three of the partially impedance-
matched 18-gate FET cells, as shown in Fig. 85. The 3-cell pellet size is about
2.54x0.6 mm. A specially designed carrier package was shown in Fig. 83 to
facilitate the flip-chip mounting of the 3-cell FET pellet onto the carrier
package. Note that each gate and drain pad will be connected to low impedance
transmission lines. The input lines are paralleled after 40° at band center
(14 GHz) and the output lines paralleled after about 50° (14 GHz). The accu-
rate dimensions can be determined by a complete design analysis and computer
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Figure 81. Calculated S plot of a combined FET with three
partially matched 18-gate FETs in parallel.
simulation. Note that the FET can be mounted in one operation and no wire
bonding is involved. This is only possible if the unique flip-chip FET
approach pioneered by RCA is used. With this design the inactive zone is
minimized. Also, since the individual cells are impedance-matched before
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Figure 82. S22 plot of a combined FET with three partially matched
18-gate FETs in parallel.
combination, the impedance of the combined 3-cell, 3.5-W FET remains reason-
ably high and it can be matched to the 50-ohm without excessive loss.
I. SUMMARY OF RF DEVICE PERFORMANCE
In this section we report the results of small-signal S-parameter measure-
ments up to 12 GHz and power gain measurements up to 15 GHz on selected wafers.
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-DIELECTRIC
Figure 83. Schematic diagram of the proposed flip-chip-mounted FET.
DRAIN PAD
DRAIN POST
DRAIN LINES
I
Figure 84. Unit cell of an 18-gate- (continuous-gate) FET. A pellet will
consist of three such cells. Pellet size is 2.54 x 0.6 mm.
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Figure 85. Design of a 3-cell FET for 3.5-W output power in Ku-band.
Each cell is partially impedance matched.
The bulk of the devices tested were fabricated by the self-aligned gate process.
The aligned-gate process was being developed during this period and only resulted
in a few useful device wafers. Nearly all the wafers processed were grown by
vapor-phase epitaxy and contained n capping layers. A few of the wafers had an
undoped buffer layer grown in situ prior to active layer growth, but most were
grown directly on a semi-insulating substrate. Two wafers produced by ion
implantation into semi-insulating substrates were processed by the aligned-
gate process.
Table 23 presents the power gain characteristics of a device from wafer
A105. This wafer had a 4.5-pm undoped high-resistivity buffer layer and was
processed to make 18-gate FETs. Because of the relatively low gain, the devices
were tested at 10 GHz. The performance at 10 GHz was 5.0-dB small-signal gain;
1.26-W output power with 3.9-dB power gain; and 11.8% power-added efficiency.
Much better performance was exhibited by wafer C182. Wafer C182 did not
have a highly doped n capping layer, so AuGe/Ni metallization was used for
the ohmic contacts. An 8-gate, continuous-gate FET from this wafer had 4.5-dB
small-signal gain, 743-mW output power with 3.1-dB power gain and 19% power-
added efficiency of 15 GHz. Table 24 shows the detailed power gain charac-
teristics measured at 15 GHz.
These two wafers exemplify a general relationship between Ir,~Vn charac-
teristics and rf performance. During the course of FET evaluations, we noticed
that the I^ 'V,, characteristics of all the good performance FETs showed a
triode-like characteristic. When the drain voltage is greater than the
saturation voltage, the drain current increase slightly with increasing drain
111
TABLE 23. P. -P _ CHARACTERISTICS OF AN 18-GATE CONTINUOUS-GATE FETin out
FROM WAFER A105 at 10 GHz
DEVICE: A105-1 18 CG
VR =D
P. (mW)in
86
172
258
344
436
516
602
10 v> In,
P «. (mW)
out
263.2
539
798
1022
1162
1262
1316
„__ = 1000 B3SO
G(dB)
4.9
5.0
4.9
4.7
4.3
3.9
3.4
nA, V_ = -2 V,G '
I_.(mA) P -P. (i
D out in
609
623
642
653
644
632 746
622 714
f = 10 GHz
»w) nPA(%)
11.8%
11.5%
TABLE 24. P. -P _ CHARACTERISTICS OF AN 8-GATE CONTINUOUS-GATE FETin out
FROM WAFER C182 AT 15 GHz
VD = 9 V •
P. (mW) P (mW) Ip-OnA) Gain(dB) nDA(%)X H OUt. U ir r\
181 514 229 4.5
225 612 230 4.3
271 683 230 4.0 19.9
317 722 229 3.6 19.7
362 743 228 3.1 18.6
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voltage. This type of I«-V ' characteristic is exhibited by devices from
wafer C182, as shown in Fig. 86. The drain current, I initially decreases
at around 2 to 4 V of drain voltage. We attribute this current drop to be
probably related to the Gunn effect. After this initial decrease, I increases
slightly with increasing drain voltage. The dc transconductance also exhibits
an initial drop, and then increases slightly with increasing drain voltage. In
contrast to C182, FETs from wafer A105 showed a decreasing drain current with
increased drain voltage, as shown in Fig. 87. The transconductance also de-
creases with increasing V-. after the onset of current saturation. The dif-
ference in the ITJ~VD characteristics is attributed to the difference in the
drift mobility of the n layer to semi-insulating layer interface.
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Figure 86. I and g vs V for an 8-gate regular gate FET from C182.D m D
The S-parameters of FETs from wafer C182 were measured also in the Ku-band
frequencies. Table 25 shows the S-parameters of device C182B-89 from 11 to
16 GHz. The input (S^ ) and output (S22) impedances are fairly well behaved,
which is indicative of reasonably good measurement accuracy. Table 26 shows
the small-signal gain of the same FET. The maximum available gain, Ga, is
9 dB at 12.5 GHz and 5.0 dB at 15.5 GHz. The measured Ga agrees well with the
data from the power measurement. S , S and Ga of this FET are plotted
in Figs. 88, 89, and 90, respectively.
113
700
6OO
til
te.
§
u
400
I i 1 i
100 _.
90 1
6
80 -
70 o
60 H
o
50 a
40 1
to30
 I
20 H
10 o
4 6 S 10
DRAIN VOLTAGE (V)
12
Figure 87. ID and g vs V for A105-2. This wafer has a 4.5-|Jm
undoped high-resistivity layer.
Wafer B995 was processed to form 18-gate FETs with AuGe/Ni/Ti/Pt/Au ohmic
contacts. This wafer did not have a buffer layer. Table 27 shows the measured
performance of an FET at 15 GHz. The B995 FET has a small-signal gain of 2.6 dB
and an output power of 556 mW at 1-dB compression point with a power-added ef-
efficiency of 3.8%. These results are quite far from the design goals. The
poor performance may reflect problems that were encountered in thermal com-
pression bonding of devices from wafer B995. To investigate the quality of
the chip attachment to the mounting stub, we measured the operation temperature
of the device. Figure 91 shows that the operation temperature varied from 80°C
at one end of the chip to 130°C at the other end.
Wafer D147 consists of an n-layer grown directly on a semi-insulating sub-
strate. It does not have either a buffer layer or an n contact layer. Wafer
D147 was processed with the 18-gate FET mask set and has AuGe/Ni/Ti/Pt/Au ohmic
contacts. The first FET from D147 showed a small-signal gain of 3.3 dB and an
output power of 675 mW at 1-dB compression point with a power-added efficiency
of 5.5% at 15 GHz. The power gain characteristics of device D147-5 are given
in Table 28. A second device from this wafer D147-14 showed 1.05-W output
power at 15 GHz with 8.6% power-added efficiency. The small-signal gain of
this FET was 3.5 dB and the power gain was 2 dB (including circuit losses).
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TABLE 25. S-PARAMETERS OF C182B-89
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TABLE 26. GAIN OF C182
i ?L i !
B-89
R H P .
G 0 E L - D 0 R H 0 N T E S T RE
C - 1 8 2 E
M 0 ( M E R S 1 )
G U M R X S 2 1
D E D E
1 3 . 2 1
1 3 . 1 9
. ( b - 2
. t- -' — ^
. 5 1
P O R T
1 2
D E
4 . 54
4 .58
4 . 3 9
4 . 5 0
- . 8 3 - 2 4 .
- 1
•I — i r~i i
1 :": .HI
1 3 . 1 6 - 1
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-7 -? i . i
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TABLE 27. P. -P CHARACTERISTICS OF AN 18-GATE CONTINUOUS-GATE FETin out
FROM WAFER B995 AT 15 GHz
VD=5.V'
P.n(mW)
78.5
157.0
235.5
314.0
392.5
V = • -1 VVG '
P fmW) G(dB)
out
136.85 2.4
283.22 2.6
389.13 2.2
483.14 1.9
555.73 1.5
f = 15 GHz
J
 ID(mA)
1013
1032
1042
1053
1060
P -P. (mW)
out inv
153.63
169.14
163.23
nPA(%)
3.69
4.0
3.85
5.O 2O.O 25.0 3O.O 35.0 4O. O 45.0
Figure 91.-Temperature profile of FET from wafer B995.
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TABLE 28. P. -P . CHARACTERISTICS OF AN 18-GATE CONTINUOUS-GATE FETin out
WAFER D147
V = 8 V ,D '
P. (mW)in
157
236
314
393
471
I
DSSO
P ,. (mW)
out
161.8
339
506
601
675
729
= 890 mA,
G(dB)
3.1
3.3
3.3
2.8
2.4
1.9
V = -1 V, f = 15 GHzG '
In(mA) P -P. (mW)D out in
615
672
648
645
644
642
640
nPA(%)
5.6
5.5
Table 29 is the P. -P . characteristic of this FET at 15 GHz. D147 is thein out
first wafer run that exhibited 1-W output power at 15 GHz. The gain and ef-
ficiency were still below contract goals. Because of significant circuit loss
at 15 GHz, the intrinsic device characteristics are somewhat better than the
measurement results. We have measured the circuit loss of a test fixture
similar to the one used to obtain the rf results in Table 29. We found that
the loss of the test fixture was about 0.45 dB at both the input and output.
If these losses are taken into account, the D147-14 performance would be 1.17-W
output power at 3-dB power gain with 13% power-added efficiency.
Wafer D169 also consisted of an n layer grown directly on a semi-insulating
substrate; it had no n contact layer or buffer layer. The gain of devices
from this wafer was slightly low but still within our normal performance range.
The small-signal gain was about 6 dB at 10 GHz and 5 dB at 12 GHz. The output
power of D169-8 was 476 mW with 4.4-dB power gain and 11.5% power-added effi-
ciency at 10 GHz. Table 30 shows the S-parameters of 8-gate FETs from wafer
D169. Because of the low gain, power measurements were made at 10 GHz. The
power gain measurement results are given in Table.31.
Two other epitaxial layer wafers showed reasonable small-signal gain.
Wafer D319 was fabricated with the 16- to 18-gate mask set. The gain, power
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TABLE 29. P. -P CHARACTERISTICS OF AN 18-GATE CONTINUOUSin out
GATE FET FROM WAFER D147
DEVICE: D147-14 18 CG
V D = 7 . 6 ,
P.n(mW) P . (mW)out
L V , f = 15 GHz
G(dB) ID(mA) Pout-Pin(mW) nPA(%)
41.5 93.6 3.5 570
83 187.2 3.5 566
166 353.6 3.3 569
332 629.2 2.8 577
498 • 871.0 2.4 584 373
581 969.8 2.2 589 388
664 1049.1 2.0 591 385
747 1110 1.7 579 363
TABLE 30. S-PARAMETERS OF 8-GATE FETs FROM WAFER D169
H169-8(KG) ~ 2 » y . O f 3 9 0 M A JUNE 12, 1973
f - R E Q S-J i i S21 SI 2 SI
H H Z
S O O O
.'3500
' 90CO
9500
1OOOO
10500
11000
11500
12000
RLFL P
D169
.0
.0
.0
.0
. 0
» *J
. V
. 0
.0
LHNES
- d f p ..
FKEQ ' M
SOOO
8500
9000
9500
10000
10500
11000
1.1500
12000
. 0
.0
. 0
.0
.0
.0
.0
.0
.0
REFL PLANES
M A G
.813
.820
.830
.826
.*13
.660
. 6 o 9
. S07
.843
• ~
}
A30N
8 . 52
S. 19
8.54
S > 2 6
7,52
2.70
2.24
5,49
6.53
: 2
A N G
-156.9
-157.7
-160.9
-166.0
-1 ,72* 3
175.6
-159,5
-l',r/ , 8
-176,4
.50
MSG
12.86
13.10
12.99
12.85
12,83
12.68
12.5:
12.55
12.86
.50
1.
M A G
.937
.941
.901
.86^'
.826
.715
> 6 '/':••
, 70S
.689
70
"',8.0,
MAG
7
6
6
6
6
O
1
4
5
1.
,14
.86
.97
.68
,10
» 35
.95
, 52
.35
70
A N U
33*0
29.0
I $ . 9
19.2
13,1
7.0
12.5
3.8
-.7 '
Tfi lAN LIN
• 390MA
MUG
6.36
6 . 1 7
6.19
5.89 -1
5.40 -1.
2.08 -2
1.73 -3
4.04 -3
4.69 -3
TRAN LIN
M A G A N G
.051 - 9 .
.046 -S.
.045 -8.
.045 -8.
.043 -10.
,039 -9,
.039 -1.
.039 -6.
> 0 JJ O "~ j r
: 4.20
JUNE
GO Gl
.11 4.81
.53 4.85
.90 5.06
.29 4 .99
.66 4.69
.91 2 .49
,16 2.28
.04 4.58
.24 5.37
: 4.20
1
4
2
9
2
6
n"
U
4
6
13*
G2
1 .67
.1. .86
2.04
2,20
2 . 37
2,50
2,60
2 . 50
2.56
MAG
.564
.590
.612
. 630
.649
.662
.671
,662
.667
1978
K
2.
i_ »
2.
-L *
•1. *
5,
5,
3.
2.
8.4%
8.7%
8.6%
8.3%
'? •;>
- i
•• i
.... i
-i
.1.
•«
... |
.. 1
-i
00
23
13
;. 9
46
44
73
25
90
A N G
t£ *.'! : /
24 ,0
27,0
29,9
32,9
3 ';j , 6
33,°
39,1
43.1
D E L T A
. 4 4
.46
.49
.50
cr -
. w> J.
. 42
,-il
.52
.55
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TABLE 31. P. -P . CHARACTERISTICS OF AN 8-GATE REGULAR-GATE FETin out
FROM WAFER D169 AT 10 GHz
DEVICE: D169-8 8 RG
V = 8 V ,
D '
P.n(mW)
43
86
129
172
V. = -2 V,G '
P . (mW)
out
224
347.2
420
. 476
f =
G(dB)
7.17
6.06
5.13
4.42
10 GHz
ID(mA)
386
374
352
332
P -P. (mW)
out in
304
nPA(%)
11.45
output, and efficiency of device D319-5 (an 18 continuous gate device) are
given in Table 32 at 15 GHz. Wafer C521 was used to fabricate 8-gate devices.
The performance of devices at 15 GHz from wafer C521 are presented in Tables
33 and 34.
TABLE 32. P. -P . CHARACTERISTICS OF AN 18-GATE CONTINUOUS-GATE FETin out
FROM WAFER D319 AT 15 GHz
D319-5 18 CG
Vn = 8 V,D '
P. (mW)in
90
180
270
360
450
540
630
720
V_ = -1.5 V,G '
P (mW)
out
197.2
369.75
536.5
667
775.75
884.5
971.5
1065.75
f =
G(dB)
3.4
3.13
2.98
2.68
2.36
2.14
1.88
1.7
15 GHz
I_(mA) P -P. (mW)1) out in
589
598
610
625
636
640 344.5
636
633
6.72
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TABLE 33. P. -P _ CHARACTERISTICS OF AN 8-GATE FETin out
FROM WAFER C521
C521-12 8-Gate FET
V_ = 9.5 V,
D '
P. (mW)in
43.5
87
130.5
174
217
261
V_ = -1.95 V,G '
P ^ (mW)
out
136
258
348
426
453
522
f = 15 GHz
G(dB)
5
4.7
4.7
3.9
3.2
3
ID(mA)
335
346
348
351
348
34'5
nPA(%)
7.6
7.2
8
TABLE 34. P. -P ^ CHARACTERISTICS OF AN 8-GATE FETin out
FROM WAFER C521
C521-16 8-Gate FET
f = 15 GHzV,. = 9.6 V,
D '
P.Q(mW)
80
160
240
320
V = -2G
P ^ (mW)
out
224
420
532
665
G(dB)
4.5
4.2
3.5
3.2
ID(mA)
360
366
nPA(%)
8.5
10.7
In addition to the epitaxial-layer wafers some wafers produced by ion
implantation into semi-insulating substrates were used for. device fabrication.
Because the 250-keV ion-implantation equipment can produce an active device
layer only approximately 0.25 |Jm thick, the ion-implanted wafers were processed
by the aligned-gate process. Two processed ion-implanted wafers showed very
good S-parameter results. Eight-gate FETs from wafer A28C showed a maximum
stable gain (MSG) of 12 dB and a 50 ohm to 50 ohm gain (S2 gain) of -1.3 dB
at 12 GHz. This small-signal gain performance compares favorably with the
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TABLE 35. SMALL-SIGNAL GAIN OF AN 8-GATE FET FROM AN ION-IMPLANTED WAFER
FREQ
MHZ
.. 4000
4500
5000
1 -. 5500
1 6000
6500
... 7000
7500
8000
_ 0500
9000
9500
10000
10500
11000
. 11500
12000
.0
,0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
.0
i REFL PLANES:
Gl
MAG
.900
.947
.900
.909
,898
.075
.877
.099
.906
,862
.033
.833
.853
.011
.821
,873
.891
2
1
ANG
-125.9
-134,7
-143.7
-149.7
-157.9
-163.3
-168.6
-171.7
-170.6
177.7
173.6
171.1
166.0
157.9
153.6
151.0
145.6
.50
G21
2
">
4-
1
1
1
1
1
1
1
1
1
1
1
MAG
.367
,150
.095
.734
.594
.507
.415
.354
.303
.245
.177
.114
.079
.955
.915
.913
.859
1.00
ANG
43.
30.
16.
7.
-4.
-13.
-23.
-31.
-43.
-•55 .
-66.
-76.
e
 -00.
-96.
-103.
-114.
-127.
TRAN
4
3
7
1
3
9
2
5
7
2
6
3
1
7
1
1
0
LIN:
S12
MAG
.060
.059
.057
.056
.056
.056
. 055
,054
.054
.055
.053
.052
,051
,040
.046
.048
,050
3.
ANG
-11.4
-20,9
-30,7
-36.0
-42.4
-46,4
-51,2
c-c* /\
— *JU » V
-61.2
-67,8
-74,4
-77.4
-62.8
-86.4
-86.1
-89.9
-95.6
50
S22
MAG
.721
.710
.701
.709
.731
.740
.776
.771
.704
.803
.700
.000
,824
.837
.912
. ,950
.922
ANG
-119.6
-132.7
-146.3
-157.5
-170.0
179.6
160.1
155.2
141.1
127,9
115,1
102,5
88.9
77.1
66.4
53.5
41.4
... AUG. 16rl978
F'RFItt MASON
4000.0 -99.99
.. 4500.0 -99,99
5000,0 -99.99
5500.0 -99.99
6000.0 -99.99
6500.0 -99.99
7000.0 -99.99
- 7500,0 -99.99
8000.0 -99.99
8500.0 -99.99
.. 9000.0 -99.99
9500.0 --99.99
10000.0 -99.99
10500.0 -99.99
11000.0 -99.99
11500.0 -99.99
„ . 12000,0 -99.99
REFL PLANES:
_.2« TASK? PARAM? OUTPUT?
best gains observed from epi wafers. The S-parameter measurement results
are given in Table 35 with a source-to-drain dc bias of 8 V and -2 V applied
to the gate.
MGG
16.00
15.64
15.23
14.87
14.55
14.33
14.12
13.96
13.80
13.59
13,47
13.32
13,25
13.02
12.98
12.75
12,38
.50
A 20C
MAG
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
-99
1»
.99
.99
.99
.99
.99
.99
.99
.99
.99
.99
,99
.99
,99
.99
.99
.99
.9?
00
-2f8fl90
MUG
24.74
19.54
15.67
15.44
14.52
14.04
13.36
13.72
13.09
12.30
10,70
10.53
11.30
9.40
11.05
15.56
13, 78
TRAN
GO
7.
6.
5,
4,
4,
3.
3.
2.
2.
1.
1,
,
*
-,
™~ •
— .
""1 .
LIN:
40
65
55
78
05
56
01
63
30
90
41
94
66
40
78
80
32
Gl
14.
9.
7.
7.
7.
7.
6.
7.
7.
5.
5.
5.
5.
4.
4.
6.
6.
3.5
00
05
19
62
15
03
36
17
46
90
14
15
78
66
86
24 ,
85
0
02
3,
3.
2.
3.
3.
3.
3,
3.
4.
4.
4.
4.
4.
5.
7.
(J.O,
&•
18
04 .
93
04
32
45
99
91
14
51
22
44
94
22
77
12V
26
K
.05
. .19
.44
.39
,42
.42
.44
.33
.25
.46
,73
.73
.51
,79
.18
-.26
-.14 .
DELTA
.70
.67
.63
.64
.65
.65
.66
.67
,69
,67
,64
.65
.69
. 6"6
.72.
cBO
*19
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The second ion-implanted wafer processed, A48, also showed good S-parameter
results, as given in Table 36. The maximum stable gain was 12 dB and the S-,
gain was -2.41 dB at 12 GHz. It should be noted that for this measurement the
source-to-drain dc bias was only 6 V with -2 V applied to the gate. The reason
for this was that devices from wafer A48 had very low source-to-drain break-
down voltages, in the range of 6 to 8 V. This problem was also encountered with
wafer A28C so that no meaningful power gain data could be obtained from either
wafer. Because the implantation depth limitation did not allow the formation
of a recessed gate structure, selective implantation of n region in the source
and drain areas was investigated as a means of improving the source-to-drain
breakdown voltage. Unfortunately, to date processing problems such as con-
tamination of the surface by the material used as the implantation mask have
prevented the successful production of devices.
TABLE 36. S-PARAMETER OF AN 8-GATE FET FROM WAFER A48
A48-1
FREQ
.. . MHZ
soooVo
8500.0
. 9000.0
9500.0
10000.0
10500.0
11000.0
11500.0
12000.0
Sll
,
MAG
.833
.809
.791
.824
.737
.795
.814
.791
.781
REFL PLANES: 2
A48-1
FREQ
8000.0
8500.0
.. ..9000.0
9500.0
10000.0
10500.0
11000.0
11500.0
. 12000.0
MASON
-99
-99
16
-99
16
17
16
10
8
REFL PLANES:
.99
.99
.28
.99
.37
. 22
.00
.68
.44
2
ANG
-156.8
-164.4
-168.0
-170.4
-174.0
-177. 6
177.7
172.7
169.9
.50
MSG
13.53
13.35
13.19
13.01
12.93
12.68
12.59
12.35
12.24
.50
-2, 6.0, 145
S21
MA
MAG .. ANG
1.163 36.
1.153 29.
1.054 23.
1.007 18.
.951 13.
.917 . 9.
.882 4.
.808 -4.
.757 . -9.
1.70 TRAN
-2r 6.0» 145
MAG MUG
-99.99 10.85
-99.99 11.07
lO * tiO 9*15
-99.99 9.68
10.37 J3.7J1
10.37 8.60
9.90 8.32
7.63 6.96
6.33. 5. 89
.1.70 TRAN
7
1
1
1
4
5
0
4
9
LIN
MA
1
t
-
-
-1
-1
-2
LIN
JAN
S12
. MAG
.052
.053
.051
.050
.043
.049
.049
.047
.045
: 4.
GO
.31 5
.24 4
.45 4
.06 4
.44 4
.75 4
.09 4
.85 4
.41 4
: 4.
3,1979
S22
ANG MAG
6.
2.
1.
1.
f
... .
-1.
-4.
-3.
20
JAN
Gl
.14
.61
.26
.94
.20
.33
.72
.26
.08
20
1
9
9
&
5
7 .
4
3
6
8,1779
G2
4.40
5.21
4.47
4.68
5.02
5.02
4.69
4.56
4 . 22
798
836
G02
312
328
328
813
306
738
K
.
t
1 .
,
1.
1.
1.
1.
2.
ANG
-81
-85
-39
-93
-95
-96
-99
-100
-103
.0
.1
.4
.6
.2
.7
.0
.3
.8
DELTA
83
75
16
94
18
15
20
65
05
.66
.67
.63
.66
.64
.65
.65
.63
.61
i. 2: TASK? FARAM? LIST?
Toward the end of the project it was possible to purchase some epitaxial
layer wafers from an outside vendor. Wafer 20392C had an undoped buffer layer
and an n layer thick enough for processing by the self-aligned gate technique.
Since there was no n contact layer, an AuGe/Ni metallization was used to produce
the ohmic contacts. At 12 GHz the usable gain (MAG) was 5.26 dB and the S was
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TABLE 37. A. SMALL-SIGNAL GAIN OF AN 8-GATE FET. THE MAG IS 5.26 dB
AT 12 GHz. B. S-PARAMETER OF AN 8-GATE FET
FREQ MASON
i 4000.0 33.50
1 4500.0 -99.99
I 5000.0 -99.99
| 5500.0 -99.99
I 6000.0 20.33
1 6500.0 15.36
7000.0 13,58
7500.0 14.86
8000,0 13.94
8500.0 11.79
9000.0 9.95
9500.0 8.43
ll 0000. 01 7.82
10500.0 8.65
11000.0 12.29
11500.0 12.08
1 12000. OJ 7.42
REFL PLANES:
MSG
12.95
12.55
12.14
11.87
11,56
11,22
10.98
10.75
10.58
10.46
10.31
10.13
lio.odj
9.96
9.84
9.86
9.74
2.50
MAG
-99
-99
-99
-99
-99
-99
-99
-99
-99
9
7
6
13
6
8
7
LS
• 1.
.99
.99
.99
,99
.99
.99
.99
.99
.99
.80
.60
.45
' "i
^
.32
.18
.87
726~1
70
MUG
13.13
13.24
12.09
11.27
9.76
8.52
7.71
7.58
7.08
6.42
5.65
4.95
4.54
4.75
5,47
5.71
4.36
TRAN
GO
6.
5.
4.
3.
3.
2.
1.
1.
»
*
"~ •
"~ *
FTT
"~ i *
~ •
~ *
(-2.
LIN:
18
44
54
95
14
39
84
38
91
46
05
61
tftl
11
83
77
25 /
01
6.50
7.32
7.04
6.73
5.97
5.36
4.97
5.26
5.07
4.77
4.43
4.16
f4.08l
4.30
4.68
4.98
5.17
4,20
••• fc»» «» «, ^  ^
G2
.45
.47
,51
.60
.65
.78
.90
.94
1.10
1.19
1.27
1.40
[i ,48 j
1.56
1.62
1.50
1.43
1
1
1
1
1
1
1
1
K
.36
.28
.34
.39
.57
.72
.84
.80
,87
.01
.20
.38
.48
.37
,07
.11
.58
DELTA
.15
.17
.18
.21
.22
.25
.27
.29
.31
.33
.34
.35
.36
.38
.39
.41
.42
21 TASK? PARAM? LIST?
MSC 20392C-H
FREQ Bll
MHZ
4000
4500
5000
5500
6000
6500
7000
7500
8000
8500
9000
9500
10000
10500
11000
11500
12000
,0
.0
.0
.0
.0
.0
.0
.0
,0
.0
,0
.0
.0
,0
.0
.0
.0
MAG
.881
.903
.896
.887
.864
,842
.826
.838
.830
.816
.799
.785
.781
.793
.812
.826
.834
REFL PLANES:
AND
-135
-140
-148
-150
-154
-156
-158
-160
-162
-165
-170
-173
-174
-174
-176
-177
178
2.50
.1
.7
.0
.9
.4
.9
.8
.7
.6
.4
.4
.4
.7
.6
.4
.6
.5
-2? 8. Or 305MA
821
MAG
2.037
1.871
1.687
1.575
1.436
1.317
1.235
1.172
1.111
1.054
.994
.932
.889
.800
.909
.915
.772
1.70
ANG
78
71
63
57
52
46
41
37
32
27
21
18
14
11
6
-3
-10
TRAN
.2
.0
.3
,5
.1
,9
.6
.0
.4
.5
.9
.6
.5
.9
.8
,6
.2
LIN:
NOV 6r
312
MAG
.103
.104
.103
.102
.100
.099
.099
.099
.097
.095
,093
.090
,089
.089
.094
.095
.082
4
ANG
8.8
5.1
-.6
-4.1
-7.6
-10.2
-12,4
-14.2
-16.3
-19.1
-21.4
-23.7
-24.5
-25.0
-26.6
-34.7
-38,8
.20
1978
S22
MAG
.312
.321
.334
.359
.372
.405
.433
.441
.472
,489
.504
.524
.537
.549
.558
.541
.530
ANG
-104.4
-110.0
-117.7
-121.8
-125.7
-130.4
-134.7
-138.9
-142.8
-146.5
-148.5
-150.8
-154,0
-156.9
-161.3
,-162.8
-161.3
•*
-2.25 dB. These results are comparable to those obtained from the better wafers
produced at RCA. The S-parameter results are given in Table 37. The power gain
of devices from wafer 20392C were measured at 10 and 15 GHz. Tables 38 and 39
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TABLE 38. P. -P ^ CHARACTERISTICS OF AN 8-GATE FETin out
20392-C-4
FROM WAFER 20392-C at 10 GHz
8-Gate FET
VD = 8 V,
P.n(mW)
50
100
150
200
237.5
300
VG = -1.5 V,
Pout(mW>
258.7
485.1
646.8
770
847
908.6
f =
G(dB)
7.4
7.1
6.6
6.1
5.5
5.0
10 GHz
In(mA) P -P. (mW)I> out inv '
334
342
334
316
305 609.5
296 623.6
nPA(%)
25.0
26.3
TABLE 39. P. -P . CHARACTERISTICS OF AN 8-GATE FETin out
20392-C-6
FROM WAFER 20392-C at 10 GHz
8-Gate FET
VD = 8 V,
P. (mW)in
20
50
100
150
200
250
V G=-1.51
Pout(raW>
89.7
208.8
389.7
514.7
595.6
647.1
1, f
G(dB)
6.5
6.2
5.9
5.4
4.7
4.1
= 10 GHz
ID(mA)
180
184
194
198
189
177
P -P. (mW) r|r,A(%)out in 'PA
•
395.6 26
397 28
give the power gain results at 10 GHz for devices 20392-C-4 and 20392-C-6,
respectively. Power gain measured at 15 GHz for these two devices is shown in
Tables 40 and 41.
The power performance of the best devices produced during this contract
period is summarized in Table 42. The highest output power at 15 GHz achieved
in this program was 1.05 W from wafer D147. The best efficiency at 15 GHz was
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TABLE 40. P. -P - CHARACTERISTICS OF AN 8-GATE FETin out
FROM WAFER 20392-C at 15 GHz
20392-C-4 8-Gate FET^uj3^.~u~H o uai_ r£ii
V= 8 V, I = 490 mA, V. = -1.5 V,i) DbSO G f = 15 GHz
Pin(mW) Pout(mW) G(dB) ID(mA) Pout-Pin(mW)
45
90
ISC
143.55
275.5
449.5
493
5.0
4.9
32
328
4.0 324
V = 9 V, V = -1.5V, f = 15 GHzD
90
135
180
225
166.75
297.25
423.4
507.5
5.7
565.5
5.2
5.0
4.5
4.0
4
319
321
326
33
328
268
327.5
324
10.5
340.5
11.1
11.7
TABLE 41. P. -P CHARACTERISTICS OF AN 8-GATE FETin out
FROM WAFER 20392-C at 15 GHz
20392-C-6 8-Gate FET
.
Vn = 9 V, V = -1.5 V, f = 15 GHzD G
Pin(mW) Pout(raW) G(dB) ID(mA) Pout-Pin(mW)
-244
19% with 0.74-W output power (Table 42). It is believed that the program goal
of 2-W output power can be realized with a proper combination of good n layer
and buffer layer.
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TABLE 42. SUMMARY OF GaAs POWER FET PERFORMANCE
Wafer
No.
A105
C182
B995
D147
D169
D319
C521
20392-C
FET
18
8
18
18
8
18
8
8
Type
Gate
Gate
Gate
Gate
Gate
Gate
Gate
Gate
Frequency
(GHz)
10
15
15
15
10
15
15
15
Power Gain
(dB)
3.
3.
1.
2.
4.
2.
3.
3.
9
1
5
0
4
14
2
5
Output Power
(W)
1.
0.
0.
1.
0.
0.
0.
0.
26
743
556
05
476
88
66
41
Power-Added
Efficiency (%)
11.8
19
3
8
11
6
10
14
.8
.6
.5
.7
.7
.6
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SECTION V
AMPLIFIER DEVELOPMENT
A. MSC88102 (8-GATE) SINGLE-STAGE AMPLIFIER
With lumped-element carrier matching and large-signal characterization
techniques, it was shown that at 15 GHz, 8-gate, 1200-(jm width devices are
capable of 20% power-added efficiency with an output power of 0.5 W and 4.0-dB
gain. This transistor type was characterized over the 13- to 15-GHz band, and
a design using lumped and distributed matching networks was implemented. Only
time prevented the realization of this amplifier stage completely in a lumped-
element format.
Figure 92 is a photograph of the 8-gate amplifier design. This stage
3
occupies a volume of 5/8x3/8x5/8 in. excluding the box wall thicknesses. The
distributed transmission line networks are fabricated on low loss quartz sub-
strates. The width of the amplifier is calculated to prevent only TEM modes
from propagating by essentially forming a waveguide below cutoff with the box
and its cover (not shown). The device in this picture has lumped-element
matching only on the gate side of the device. With complete lumped-element
matching, this amplifier may be reduced in size down to a volume of 0.125x
0.125x0.5 in.3.
The performance of an 8-gate amplifier stage over the band of interest is
shown in Fig. 93. For this stage with 0.225 W of input power, the gain is
3.3+0.1 dB over the 14.4- to 15.4-GHz band of interest. The output power and
minimum-efficiency corresponding to this input power are 0.48 W and 15%,
respectively. It should be noted that the best 15-GHz results for this device
type are 4.0-dB gain and 20% efficiency. The slightly lower amplifier effi-
ciency may be attributed to external losses in the matching networks and
operation of the device over the full band. We believe that by realizing this
amplifier stage in a lumped-element format, in addition"to the amplifier size
reduction realized, there will also be a slight improvement in performance due
to decreased circuit losses.
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Figure 92. 8-gate single-stage amplifier.
B. CHIP LEVEL COMBINING OF MSC88102 DEVICES
In order to achieve high-power output at 15 GHz, two 8-gate devices were
combined and matched on the device carriers using the newly developed lumped-
element format. We used this approach because the device proposed for this
stage is still in development and was not available when required.
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Figure 93. 8-gate amplifier gain and efficiency vs frequency.
Figure 94(a) is a photograph of two 8-gate devices which were matched on
their own carriers and then combined. This total volume of the amplifier stage
3
is 0.060x0.120x0.030 in. and weighs less than 4 grams. In this combiner,
simple single-section, low-pass networks are used which are schematically shown
in Fig. 94(b). Figure 95 shows the gain efficiency and gain versus frequency
with input power of 0.3 and 0.4 W, respectively. The gain is approximately
3 dB over the band 15+0.5 GHz. The best efficiency over this bandwidth is
9.9% with 0.8-W output power at 14.7 GHz. The gain efficiency and bandwidth
can definitely be optimized further under large signal conditions. The effi-
ciency of one 8-gate device over the acceptable band has been shown in the
previous section to be a minimum of 15%. Thus, the poor combining efficiency
is due either to excessive circuit losses or poor large signal matching. We
feel that excessive loss is the problem, and with further refinements, the
combining efficiency will definitely be improved.
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(a)
INPUT OUTPUT (b)
Figure 94. Stage 3 realization using two 8-gate devices, carrier
matched and combined. (a) Photograph; (b) equivalent
circuit.
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Figure 95. Efficiency and gain vs frequency of stage B.
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SECTION VI
SUMMARY OF RESULTS
B
This report describes the work performed during a 20-month research pro-
gram to develop GaAs FETs and associated circuitry for medium-power Ku-band .
amplifiers. The program comprises materials research, device technology de-
velopment, and amplifier studies. The significant results obtained in each of
these areas are summarized below.
A. MATERIALS RESEARCH
The major materials effort in this program was the growth of n -n-SI GaAs
wafers for the device development effort. During the program period, device-
quality epitaxial material was produced by three AsH.-./Ga/HCl/H- (hydride)
reactors and one AsCl_ reactor. These reactors were designed, fabricated, and
debugged under RCA sponsorship. The technology for the growth of Cr-doped
buffer layers in the hydride system was refined. The surface morphology of Cr-
doped buffer layers was excellent. The voltage breakdown of Cr-doped layers
was in excess of 1500 V, and the resistivity was of the order of 10 ohm-cm.
Undoped buffer layers were grown using the two-bubbler AsCl- system, and their
5
resistivity was estimated to be about 10 ohm-cm.
Device quality n-SI GaAs wafers were also produced by ion implantation in
28
the 50- to 250-keV energy range using Si ions. A method was developed for
annealing implanted wafers without encapsulation under arsenic overpressure.
This procedure has been very successful, and implanted wafers with excellent
surface morphology have been obtained.
B. DEVICE TECHNOLOGY
FET structures with gate widths of 1200, 2400, and 3150 [Jm with design
powers of 0.75, 1.5, and 2.0 W, respectively, are under development. Two de-
vice fabrication techniques were used for device fabrication during this
project. The bulk of the devices were fabricated by a previously developed
self-aligned gate process. During the project, an aligned-gate fabrication
process was developed. A novel feature of this process is the use of a moat
etch plus anodic thinning to compensate for.epitaxial layer thickness variations
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by automatically thinning the gate channels to the pinch-off thickness while
leaving a layer of n material in the source and drain regions. A double layer
photoresist technique was developed to allow clean lift-off of thick gate
metallization. The thick bottom photoresist layer allows clean lift-off of the
gate metallization and acts to smooth out surface features to allow definition
of l-(Jm gate lengths in the top photoresist layer.
The highest output power at 15 GHz achieved in this program was 1.05 W.
The best efficiency at 15 GHz was 19% with 0.74-W output power.
The key features of our FET device technology are: (a) use of refractory,
Au-based metallization for the source, drain, and gate contacts, and (b) flip-
chip mounting. The use of refractory Au-based metallization, particularly for
the Schottky-barrier gate contact, results in higher device reliability. Un-
like low-noise FETs, power FETs operate at high channel temperature, large rf
voltage swings, and high rf gate current in both the forward conduction and
reverse breakdown regions. These factors enhance intermetallic diffusion and
electromigration, which are common failure modes. Intermetallic diffusion and
electromigration are strongly dependent on the gate metallization and are
particulary severe for Al-based gates. The operating-channel temperature de-
pends substantially on the design and packaging of the FET. The flip-chip
mounted design pioneered by RCA under USAF Avionics Laboratory sponsorship
(Contract No. F33615-73-C-1042) leads to both low thermal resistance and low
parasitic source inductance. Measurements show that the temperature rise in
a flip-chip bonded FET capable of 1 W of rf output is only about 60 to 65°C.
As as result of these two factors, RCA power FETs have potential for high re-
liability. Preliminary accelerated life test data on RCA FETs indicates an
,k_
tion energy and 130°C channel temperature.
MTBF of at least 1.4 x 10 h, based on a conservative estimate of 1-eV activa-
C. AMPLIFIER DEVELOPMENT
In this project a single-stage amplifier was developed using an 8-gate,
1200-|Jm width device to give a gain of 3.3+0.1 dB over the 14.4- to 15.4-GHz
band with an output power of 0.48 W and 15% minimum efficiency with 0.255 W of
input power. With two 8-gate devices combined and matched on the device
carrier, using a newly developed lumped-element format, a gain of 3 dB was
attained over the 14.5- to 15.5-GHz band with a maximum efficiency of 9.9% for
an output power of 0.8 W.
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